Lana is a Design-for-Test (DFT) engineer at Siemens EDA, where she supports the Tessent DFT tools. She holds a bachelor's degree in Computer Engineering and a master's degree in Electrical Engineering, with a research focus on Machine Learning algorithms. Her current work centers on Automatic Test Pattern Generation (ATPG), helping advance test automation and efficiency in semiconductor design.