NANOARCH2018: INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES 2018

A
Alexandrescu, Dan	Integrated Synthesis Methodology for Crossbar Arrays
Altun, Mustafa	Integrated Synthesis Methodology for Crossbar Arrays
Amad Ul Hassen,	Free BDD based CAD of Compact Memristor Crossbars for in-Memory Computing
Amaru, Luca	Size Optimization of MIGs with an Application to QCA and STMG Technologies
Anghel, Lorena	Integrated Synthesis Methodology for Crossbar Arrays
Anwar Khokhar, Salman	Free BDD based CAD of Compact Memristor Crossbars for in-Memory Computing
B
Balliou, Angelika	Programmable Molecular-Nanoparticle Multi-junction Networks for Logic Operations
Beigne, Edith	Energy-Efficient 4T-based SRAM Bitcell for Ultra-Low-Voltage Operations in 28 nm 3D CoolCubeTM Technology
Bellet, Mathis	Energy-Efficient 4T-based SRAM Bitcell for Ultra-Low-Voltage Operations in 28 nm 3D CoolCubeTM Technology
Biglari, Mehrdad	High-Endurance Bipolar ReRAM-Based Non-Volatile Flip-Flops with Run-Time Tunable Resistive States
Boumchedda, Reda	Energy-Efficient 4T-based SRAM Bitcell for Ultra-Low-Voltage Operations in 28 nm 3D CoolCubeTM Technology
Bourde-Cicé, Emilien	Energy-Efficient 4T-based SRAM Bitcell for Ultra-Low-Voltage Operations in 28 nm 3D CoolCubeTM Technology
Buchanan, Brent	Regular Expression Matching with Memristor TCAMs for Network Security
Butt, Haseeb Aslam	Free BDD based CAD of Compact Memristor Crossbars for in-Memory Computing
C
Catthoor, Francky	Fast Estimations of Failure Probability Over Long Time Spans
Chalamalasetti, Sai Rahul	Regular Expression Matching with Memristor TCAMs for Network Security
Chatterjee, Pratima	Power Analysis of an mRNA-Ribosome System
Chen, Jie	Hardware Acceleration Implementation of Sparse Coding Algorithm with Spintronic Devices
Chen, Linbin	CCE: A Combined SRAM and Non Volatile Cache for Endurance of Next Generation Multilevel Non Volatile Memories in Embedded Systems
Ciriani, Valentina	Integrated Synthesis Methodology for Crossbar Arrays
Cotofana, Sorin	Complementary Arranged Graphene Nanoribbon-based Boolean Gates
Cucu Laurenciu, Nicoleta	Complementary Arranged Graphene Nanoribbon-based Boolean Gates
D
Danesh, Wafi	Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic Circuits
Danial, Loai	Real-Time Trainable Data Converters for General Purpose Applications
De Micheli, Giovanni	Size Optimization of MIGs with an Application to QCA and STMG Technologies
Desh, Rajanikanth	A Novel Analog to Digital Conversion Concept with Crosstalk Computing
Dimitrakis, Panagiotis	Representation of Qubit States using 3D Memristance Spaces: A first step towards a Memristive Quantum Simulator
Ding, Chaoxin	A Novel Cross-point MRAM with Diode Selector Capable of High-Density, High-Speed, and Low-Power In-Memory Computation
E
Eltawil, Ahmed	Minimal Disturbed Bits in Writing Resistive Crossbar Memories Overcoming Crossbar Nonidealities in Binary Neural Networks Through Learning
Englezakis, Panayiotis	Fast Estimations of Failure Probability Over Long Time Spans
Escudero, Manuel	Variability-Tolerant Memristor-based Ratioed Logic in Crossbar Array
Esmanhotto, Eduardo	Energy-Efficient 4T-based SRAM Bitcell for Ultra-Low-Voltage Operations in 28 nm 3D CoolCubeTM Technology
F
Fey, Dietmar	High-Endurance Bipolar ReRAM-Based Non-Volatile Flip-Flops with Run-Time Tunable Resistive States
Foltin, Martin	Regular Expression Matching with Memristor TCAMs for Network Security
Fouda, Mohammed	Minimal Disturbed Bits in Writing Resistive Crossbar Memories Overcoming Crossbar Nonidealities in Binary Neural Networks Through Learning
Friedman, Joseph	Sequential Circuit Design with Bilayer Avalanche Spin Diode Logic
Frontini, Luca	Integrated Synthesis Methodology for Crossbar Arrays
G
Geedipally, Sandeep Reddy	Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic Circuits
Ghosal, Prasun	Power Analysis of an mRNA-Ribosome System
Giraud, Bastien	Energy-Efficient 4T-based SRAM Bitcell for Ultra-Low-Voltage Operations in 28 nm 3D CoolCubeTM Technology
Glezos, Nikos	Programmable Molecular-Nanoparticle Multi-junction Networks for Logic Operations
Gnawali, Krishna Prasad	An aging resilient neural network arcitecture
Graves, Catherine	Regular Expression Matching with Memristor TCAMs for Network Security
H
Han, Jie	A Probabilistic Error Model and Framework for Approximate Booth Multipliers
Hardy, Matthew P.	Regular Expression Matching with Memristor TCAMs for Network Security
Hossain, Sehtab	A Novel Analog to Digital Conversion Concept with Crosstalk Computing
Hou, Yanchun	Hardware Acceleration Implementation of Sparse Coding Algorithm with Spintronic Devices
I
Iqbal, Md Arif	Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic Circuits
J
Jha, Sumit Kumar	Free BDD based CAD of Compact Memristor Crossbars for in-Memory Computing
Jiang, Yande	Complementary Arranged Graphene Nanoribbon-based Boolean Gates
Junsangsri, Pilin	CCE: A Combined SRAM and Non Volatile Cache for Endurance of Next Generation Multilevel Non Volatile Memories in Embedded Systems
K
Kang, Wang	A Novel Cross-point MRAM with Diode Selector Capable of High-Density, High-Speed, and Low-Power In-Memory Computation
Karafyllidis, Ioannis	Quantum-dot Cellular Automata RAM design using Crossbar Architecture Multi-Valued Logic Circuits on Graphene Quantum Point Contact Devices Signal Synchronization in Large Scale Quantum-dot Cellular Automata Circuits Representation of Qubit States using 3D Memristance Spaces: A first step towards a Memristive Quantum Simulator
Kazim, Samrana	Programmable Molecular-Nanoparticle Multi-junction Networks for Logic Operations
Kennou, Stella	Programmable Molecular-Nanoparticle Multi-junction Networks for Logic Operations
Kiyama, Lennie	Regular Expression Matching with Memristor TCAMs for Network Security
Kurdahi, Fadi	Minimal Disturbed Bits in Writing Resistive Crossbar Memories Overcoming Crossbar Nonidealities in Binary Neural Networks Through Learning
Kvatinsky, Shahar	Real-Time Trainable Data Converters for General Purpose Applications
L
Lam, Si-Ty	Regular Expression Matching with Memristor TCAMs for Network Security
Lee, Jongeun	Overcoming Crossbar Nonidealities in Binary Neural Networks Through Learning
Li, Qin	Energy-efficient MFCC extraction architecture in mixed-signal domain for automatic speech recognition
Li, Xuema	Regular Expression Matching with Memristor TCAMs for Network Security
Lieske, Tobias	High-Endurance Bipolar ReRAM-Based Non-Volatile Flip-Flops with Run-Time Tunable Resistive States
Liolis, Orestis	Quantum-dot Cellular Automata RAM design using Crossbar Architecture Signal Synchronization in Large Scale Quantum-dot Cellular Automata Circuits
Liu, Weiqiang	A Probabilistic Error Model and Framework for Approximate Booth Multipliers
Liu, Xinjun	Energy-efficient MFCC extraction architecture in mixed-signal domain for automatic speech recognition
Lombardi, Fabrizio	A Probabilistic Error Model and Framework for Approximate Booth Multipliers CCE: A Combined SRAM and Non Volatile Cache for Endurance of Next Generation Multilevel Non Volatile Memories in Embedded Systems
M
Ma, Wen	Regular Expression Matching with Memristor TCAMs for Network Security
Macha, Naveen Kumar	A Novel Analog to Digital Conversion Concept with Crosstalk Computing
Macha, Naveen Kumar	Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic Circuits
Makosiej, Adam	Energy-Efficient 4T-based SRAM Bitcell for Ultra-Low-Voltage Operations in 28 nm 3D CoolCubeTM Technology
Malița, Mihaela	A Recursive Growing & Featuring Mechanism for Nanocomputing Structures
Maragkoudaki, Eleni	Fast Estimations of Failure Probability Over Long Time Spans Energy Efficiency of Low Swing Signaling for Emerging Interposer Technologies
Mardiris, Vassilios	Quantum-dot Cellular Automata RAM design using Crossbar Architecture Signal Synchronization in Large Scale Quantum-dot Cellular Automata Circuits
Moll, Francesc	Variability-Tolerant Memristor-based Ratioed Logic in Crossbar Array
Morgül, Muhammed Ceylan	Integrated Synthesis Methodology for Crossbar Arrays
Moritz, Csaba Andras	Integrated Synthesis Methodology for Crossbar Arrays
Mozaffari, Seyed Nima	An aging resilient neural network arcitecture
Mroszczyk, Przemyslaw	Energy Efficiency of Low Swing Signaling for Emerging Interposer Technologies
N
Nan, Jiang	Ring-Shaped Racetrack Memory: From Circuits and Systems Perspective
Nicopoulos, Chrysostomos	Fast Estimations of Failure Probability Over Long Time Spans
Noel, Jean-Philippe	Energy-Efficient 4T-based SRAM Bitcell for Ultra-Low-Voltage Operations in 28 nm 3D CoolCubeTM Technology
Noltsis, Michail	Fast Estimations of Failure Probability Over Long Time Spans
P
Paler, Alexandru	Controlling distilleries in fault-tolerant quantum circuits: problem statement and analysis towards a solution
Pavlidis, Vasilis F.	Energy Efficiency of Low Swing Signaling for Emerging Interposer Technologies
Pfleger, Jiri	Programmable Molecular-Nanoparticle Multi-junction Networks for Logic Operations
Q
Qiao, Fei	Energy-efficient MFCC extraction architecture in mixed-signal domain for automatic speech recognition
R
Rahman, Mostafizur	Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic Circuits A Novel Analog to Digital Conversion Concept with Crosstalk Computing
Rakusan, Jan	Programmable Molecular-Nanoparticle Multi-junction Networks for Logic Operations
Rallis, Konstantinos	Multi-Valued Logic Circuits on Graphene Quantum Point Contact Devices
Repalle, Bhavana	Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic Circuits A Novel Analog to Digital Conversion Concept with Crosstalk Computing
Revriiego, Pedro	CCE: A Combined SRAM and Non Volatile Cache for Endurance of Next Generation Multilevel Non Volatile Memories in Embedded Systems
Riener, Heinz	Size Optimization of MIGs with an Application to QCA and STMG Technologies
Rios, Marco Antonio	Energy-Efficient 4T-based SRAM Bitcell for Ultra-Low-Voltage Operations in 28 nm 3D CoolCubeTM Technology
Rodopoulos, Dimitrios	Fast Estimations of Failure Probability Over Long Time Spans
Rubio, Antonio	Variability-Tolerant Memristor-based Ratioed Logic in Crossbar Array Multi-Valued Logic Circuits on Graphene Quantum Point Contact Devices
S
Sazeides, Yiannakis	Fast Estimations of Failure Probability Over Long Time Spans
Sheng, Xia	Regular Expression Matching with Memristor TCAMs for Network Security
Sirakoulis, Georgios	Quantum-dot Cellular Automata RAM design using Crossbar Architecture Multi-Valued Logic Circuits on Graphene Quantum Point Contact Devices Signal Synchronization in Large Scale Quantum-dot Cellular Automata Circuits Representation of Qubit States using 3D Memristance Spaces: A first step towards a Memristive Quantum Simulator
Skoulatakis, George	Programmable Molecular-Nanoparticle Multi-junction Networks for Logic Operations
Soeken, Mathias	Size Optimization of MIGs with an Application to QCA and STMG Technologies
Soudris, Dimitrios	Fast Estimations of Failure Probability Over Long Time Spans
Stan, Mircea R.	Integrated Synthesis Methodology for Crossbar Arrays
Strachan, John Paul	Regular Expression Matching with Memristor TCAMs for Network Security
T
Testa, Eleonora	Size Optimization of MIGs with an Application to QCA and STMG Technologies
Tragoudas, Spyros	An aging resilient neural network arcitecture
Tunali, Onur	Integrated Synthesis Methodology for Crossbar Arrays
Turgis, David	Energy-Efficient 4T-based SRAM Bitcell for Ultra-Low-Voltage Operations in 28 nm 3D CoolCubeTM Technology
V
Vatajelu, E. Ioana	Integrated Synthesis Methodology for Crossbar Arrays
Vourkas, Ioannis	Variability-Tolerant Memristor-based Ratioed Logic in Crossbar Array
Vyas, Vaibhav	Sequential Circuit Design with Bilayer Avalanche Spin Diode Logic
W
Wang, Chengzhi	Hardware Acceleration Implementation of Sparse Coding Algorithm with Spintronic Devices
Wang, Guanda	Ring-Shaped Racetrack Memory: From Circuits and Systems Perspective
Wei, Qi	Energy-efficient MFCC extraction architecture in mixed-signal domain for automatic speech recognition
Wu, Bi	Ring-Shaped Racetrack Memory: From Circuits and Systems Perspective
Y
Yang, Huazhong	Energy-efficient MFCC extraction architecture in mixed-signal domain for automatic speech recognition
Z
Zeng, Lang	Hardware Acceleration Implementation of Sparse Coding Algorithm with Spintronic Devices
Zhang, Beibei	Ring-Shaped Racetrack Memory: From Circuits and Systems Perspective
Zhang, Deming	Hardware Acceleration Implementation of Sparse Coding Algorithm with Spintronic Devices
Zhang, He	A Novel Cross-point MRAM with Diode Selector Capable of High-Density, High-Speed, and Low-Power In-Memory Computation
Zhang, Xueying	Ring-Shaped Racetrack Memory: From Circuits and Systems Perspective
Zhang, Youguang	Ring-Shaped Racetrack Memory: From Circuits and Systems Perspective
Zhang, Youguang	A Novel Cross-point MRAM with Diode Selector Capable of High-Density, High-Speed, and Low-Power In-Memory Computation
Zhang, Yue	Ring-Shaped Racetrack Memory: From Circuits and Systems Perspective
Zhao, Weisheng	Hardware Acceleration Implementation of Sparse Coding Algorithm with Spintronic Devices Ring-Shaped Racetrack Memory: From Circuits and Systems Perspective A Novel Cross-point MRAM with Diode Selector Capable of High-Density, High-Speed, and Low-Power In-Memory Computation
Zheng, Le	Regular Expression Matching with Memristor TCAMs for Network Security
Zhu, Huifeng	Energy-efficient MFCC extraction architecture in mixed-signal domain for automatic speech recognition
Zhu, Yuying	A Probabilistic Error Model and Framework for Approximate Booth Multipliers
Zoni, Davide	Fast Estimations of Failure Probability Over Long Time Spans
Ș
Ștefan, Gheorghe	A Recursive Growing & Featuring Mechanism for Nanocomputing Structures

Disclaimer | Powered by EasyChair Smart Program