DSD2022: EUROMICRO CONFERENCE ON DIGITAL SYSTEMS DESIGN 2022

A
Adacher,	A resolution method in case of air congestion: rerouting and/or ground holding approach
Adhikary, Sunandan	A Framework for Evaluating Connected Vehicle Security against False Data Injection Attacks
Afzal, Wasif	SmartDelta: Automated Quality Assurance and Optimization in Incremental Industrial Software Systems Development
Aghapour, Ehsan	CPU-GPU Layer-Switched Low Latency CNN Inference
Ahlberg, Carl	FP-SLIC: A Fully-Pipelined FPGA Implementation of Superpixel Image Segmentation
Ahmadi-Pour, Sallar	Task Mapping and Scheduling in FPGA-based Heterogeneous Real-time Systems: A RISC-V Case-Study
Ait El Cadi, Abdessamad	Co-Optimization of DNN and Hardware Configurations on Edge GPUs
Akesson, Benny	Design Space Exploration for Distributed Cyber-Physical Systems: State-of-the-art, Challenges, and Directions
Alfaro, Francisco J.	RED-SEA: Network Solution for Exascale Architectures
Ali-Ahmad, Tanveer	Verifying Liveness and Real-Time of OS-Based Embedded Software
Aliyeva, Fidan	Towards Hardware Support for FPGA Resource Elasticity
Alonso, Ignacio G.	Design Space Exploration for Distributed Cyber-Physical Systems: State-of-the-art, Challenges, and Directions
Alouani, Ihsen	Breaking (and Fixing) Channel-based Cryptographic Key Generation: A Machine Learning Approach
Alshaer, Ihab	Variable-Length Instruction Set: Feature or Bug?
Altmeyer, Sebastian	A holistic hardware-software approach for fault-aware embedded systems
Amato, Paolo	Mobile Systems Secure State Management
Amirafshar, Nima	An Approximate Carry Disregard Multiplier with Improved Mean Relative Error Distance and Probability of Correctness
Ammendola, Roberto	RED-SEA: Network Solution for Exascale Architectures
Anantharajaiah, Nidhi	Adaptive Exploration Based Routing for Spatial Isolation in Mixed Criticality Systems
Angermair, Florian	moreMCU: A Runtime-reconfigurable RISC-V Platform for Sustainable Embedded Systems
Ansari, Rizwan Ahmed	PositIV: A Configurable Posit Processor Architecture for Image and Video Processing
Arnez, Fabio	Skeptical Dynamic Dependability Management for Automated Systems
Austin, Jim	Investigating Novel 3D Modular Schemes for Large Array Topologies: Power Modeling and Prototype Feasibility.
Awan, Ahsan Javed	Towards Hardware Support for FPGA Resource Elasticity
B
B. Tahoori, Mehdi	MVSTT: A Multi-Value Computation-in-Memory based on Spin-Transfer Torque Memories
Baehr, Johanna	Open Source Hardware Design and Hardware Reverse Engineering: A Security Analysis
Bailey, Christopher	Investigating Novel 3D Modular Schemes for Large Array Topologies: Power Modeling and Prototype Feasibility.
Balea Fernández, Francisco	Development of a Hyperspectral Colposcope for Early Detection and Assessment of Cervical Dysplasia
Balea-Fernández, Francisco J.	Towards Skin Cancer Self-Monitoring through an Optimized MobileNet with Coordinate Attention
Barnaba, Matteo	RED-SEA: Network Solution for Exascale Architectures
Barrios, Yubal	Abeto framework: a Solution for Heterogeneous IP Management
Batista Ribeiro, Leandro	Verifying Liveness and Real-Time of OS-Based Embedded Software
Baunach, Marcel	moreMCU: A Runtime-reconfigurable RISC-V Platform for Sustainable Embedded Systems Verifying Liveness and Real-Time of OS-Based Embedded Software
Bavikadi, Sathwika	POLAR: Performance-aware On-device Learning Capable Programmable Processing-in-Memory Architecture for Low-Power ML Applications
Bawatna, Mohammed	A Hybrid Scheduling Mechanism for Multi-programming in Mixed-Criticality Systems
Becker, Juergen	Adaptive Exploration Based Routing for Spatial Isolation in Mixed Criticality Systems A holistic hardware-software approach for fault-aware embedded systems
Becker, Juergen	Hardware Support for Predictable Resource Sharing in Virtualized Heterogeneous Multicores
Beerel, Peter	PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices
Bekooij, Marco	Energy-Efficient Radix-4 Belief Propagation Polar Code Decoding Using an Efficient Sign-Magnitude Adder and Clock Gating
Benea, Licinius	On the Characterization of Jitter in Ring Oscillators using Allan variance for True Random Number Generator Applications
Benmeziane, Hadjer	CaW-NAS: Compression Aware Neural Architecture Search
Bernier-Bruna, Pascale	RED-SEA: Network Solution for Exascale Architectures
Beroulle, Vincent	Variable-Length Instruction Set: Feature or Bug?
Biagioni, Andrea	RED-SEA: Network Solution for Exascale Architectures
Billig Tonetto, Rafael	SNAP: Selective NTV Heterogeneous Architectures for Power-Efficient Edge Computing
Biondi, Alessandro	Hardware Acceleration of Deep Neural Networks for Autonomous Driving on FPGA-based SoC
Biondi, Alessandro	Placement of Chains of Real-Time Tasks on Heterogeneous Platforms under EDF Scheduling
Bondarev, Egor	ARTS: An adaptive regularization training schedule for activation sparsity exploration
Bor, Martin C.	Design Space Exploration for Distributed Cyber-Physical Systems: State-of-the-art, Challenges, and Directions
Bordat, Alexandre	GPU Based Implementation for the Pre-Processing of Radar-Based Human Activity Recognition
Bordes, Nicolas	Electromagnetic Leakage Assessment of a Proven Higher-Order Masking of AES S-Box
Borromeo, Susana	Spectral Super-Resolution for Hyperspectral Histological Image Synthesis with Deep Learning
Bossuet, Lilian	SecDec : Secure Decode Stage thanks to masking of instructions with the generated signals
Bouzidi, Halima	Co-Optimization of DNN and Hardware Configurations on Edge GPUs
Brandino, Giuseppe	RED-SEA: Network Solution for Exascale Architectures
Bringmann, Oliver	Hardware Accelerator and Neural Network Co-Optimization for Ultra-Low-Power Audio Processing Device
Bruin, Barry de	Prebypass: Software Register File Bypassing for Reduced Interconnection Architectures
Brunner, Michaela	Open Source Hardware Design and Hardware Reverse Engineering: A Security Analysis
Burgio, Paolo	Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project
Buttazzo, Giorgio	Hardware Acceleration of Deep Neural Networks for Autonomous Driving on FPGA-based SoC
Béguinot, Julien	Be My Guess: Guessing Entropy vs. Success Rate for Evaluating Side-Channel Attacks of Secure Chips
C
Campos-Delgado, Daniel Ulises	Glioblastoma Classification in Hyperspectral Images by Nonlinear Unmixing Estimation of deoxygenated and oxygenated hemoglobin by multispectral blind linear unmixing Reflectance Calibration with Normalization Correction in Hyperspectral Imaging
Candón, Gerard	Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI
Carmona, Mikael	On the Characterization of Jitter in Ring Oscillators using Allan variance for True Random Number Generator Applications
Carril, Xavier	Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI
Caruso, Federica	Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project
Casini, Daniel	Placement of Chains of Real-Time Tasks on Heterogeneous Platforms under EDF Scheduling
Castillo Rivera, Javier	Monitoring Framework to Support Mixed-Criticality Applications on Multicore Platforms
Castiñeira González, Rodrigo	COMP4DRONES: Key Enabling Technologies for Drones to enhance Mobility and Logistics Operations
Castro-Fernández, María	Towards Skin Cancer Self-Monitoring through an Optimized MobileNet with Coordinate Attention
Chalopin, Claire	Evaluation of artificial neural networks for the detection of esophagus tumor cells in microscopic hyperspectral images
Chatterjee, Urbi	Is the Whole lesser than its Parts? Breaking an Aggregation based Privacy aware Metering Algorithm
Chattopadhyay, Anupam	TextBack: Watermarking Text Classifiers using Backdooring
Chattopadhyay, Nandish	TextBack: Watermarking Text Classifiers using Backdooring
Chaudron, Jean-Baptiste	Real-Time Polling Task: Design and Analysis
Chavarrias, Miguel	Hyperparameter Optimization for Brain Tumor Classification with Hyperspectral Images
Chen, Claire	RED-SEA: Network Solution for Exascale Architectures
Cheng, Wei	Be My Guess: Guessing Entropy vs. Success Rate for Evaluating Side-Channel Attacks of Secure Chips
Chrysos, Nikolaos	RED-SEA: Network Solution for Exascale Architectures
Clark, Heather A.	In vitro Testbed Platform for Evaluating Small Volume Contrast Agents via Magnetic Resonance Imaging
Clauss, Carsten	RED-SEA: Network Solution for Exascale Architectures
Clavier, Christophe	Towards Fine-grained Side-Channel Instruction Disassembly on a System-on-Chip
Colombier, Brice	Variable-Length Instruction Set: Feature or Bug?
Corporaal, Henk	DNAsim: Evaluation Framework for Digital Neuromorphic Architectures Quantization: how far should we go? Partial Evaluation in Junction Trees CELR: Cloud Enhanced Local Reconstruction from Low-dose Sparse Scanning Electron Microscopy Images Prebypass: Software Register File Bypassing for Reduced Interconnection Architectures
Cortadella, Jordi	Decomposition of transition systems into sets of synchronizing Free-choice Petri Nets
Cozzini, Stefano	RED-SEA: Network Solution for Exascale Architectures
Crago, Stephen	PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices
Cretaro, Paolo	RED-SEA: Network Solution for Exascale Architectures
Cruz-Guerrero, Ines A.	Glioblastoma Classification in Hyperspectral Images by Nonlinear Unmixing Estimation of deoxygenated and oxygenated hemoglobin by multispectral blind linear unmixing Reflectance Calibration with Normalization Correction in Hyperspectral Imaging
D
Da Silva Marques, Gabriel	Optimizing Lattice-based Post-Quantum Cryptography Codes for High-Level Synthesis
Damianakis, Astrinos	RED-SEA: Network Solution for Exascale Architectures
Daruwala, Rohin	PositIV: A Configurable Posit Processor Architecture for Image and Video Processing
Datta, Kamalika	SAT-based Exact Synthesis of Ternary Reversible Circuits using a Functionally Complete Gate Library Unlocking Sneak Path Analysis in Memristor Based Logic Design Styles
David, Doose	Real-Time Polling Task: Design and Analysis
de Gassowski, Gaetan	RED-SEA: Network Solution for Exascale Architectures
De Giorgi, Francesco	RED-SEA: Network Solution for Exascale Architectures
De León Socorro, Silvia	Development of a Hyperspectral Colposcope for Early Detection and Assessment of Cervical Dysplasia
de Putter, Floran	Quantization: how far should we go? CELR: Cloud Enhanced Local Reconstruction from Low-dose Sparse Scanning Electron Microscopy Images
Delestrac, Paul	Demystifying the TensorFlow Eager Execution of Deep Learning Inference on a CPU-GPU Tandem
Deleuze, Christophe	Variable-Length Instruction Set: Feature or Bug?
Delucchi, Stefano	Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project
Derebasoglu, Erdem	Coherency Traffic Reduction in Manycore Systems
Derradji, Said	RED-SEA: Network Solution for Exascale Architectures
Devaraddi, Veerendra S	An FPGA based Tiled Systolic Array Generator to Accelerate CNNs
Devaraj, Rajesh	A Supervisory Control Approach for Scheduling Real-time Periodic Tasks on Dynamically Reconfigurable Platforms
Dey, Joydeep	Co-Optimizing Sensing and Deep Machine Learning in Automotive Cyber-Physical Systems
Dey, Soumyajit	A Framework for Evaluating Connected Vehicle Security against False Data Injection Attacks Is the Whole lesser than its Parts? Breaking an Aggregation based Privacy aware Metering Algorithm
Di Frangia, Manuel	Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project
Di Mascio, Tania	Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project
Dobias, Petr	GPU Based Implementation for the Pre-Processing of Radar-Based Human Activity Recognition
Doblas, Max	Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI
Dollas, Apostolos	RED-SEA: Network Solution for Exascale Architectures
Drechsler, Rolf	Polynomial Formal Verification of Approximate Adders SAT-based Exact Synthesis of Ternary Reversible Circuits using a Functionally Complete Gate Library Task Mapping and Scheduling in FPGA-based Heterogeneous Real-time Systems: A RISC-V Case-Study Unlocking Sneak Path Analysis in Memristor Based Logic Design Styles
Drechsler, Rolf	Generation of Verified Programs for In-Memory Computing
Druml, Norbert	Sense and Control of Oscillating MEMS Mirrors
Dubrova, Elena	Side-Channel Analysis of Saber KEM Using Amplitude-Modulated EM Emanations
Duman, Mehdi	Ballast: Implementation of a Large MP-SoC on 22nm ASIC Technology
Duro, Jose	RED-SEA: Network Solution for Exascale Architectures
Dutertre, Jean-Max	A CFI Verification System based on the RISC-V Instruction Trace Encoder
E
Ebrahimi, Masoumeh	Inference Time Reduction of DNNs on Embedded Devices: A Case Study
Eissa, Sherif	DNAsim: Evaluation Framework for Digital Neuromorphic Architectures
Ekstrand, Fredrik	FP-SLIC: A Fully-Pipelined FPGA Implementation of Superpixel Image Segmentation
Ekstrom, Mikael	FP-SLIC: A Fully-Pipelined FPGA Implementation of Superpixel Image Segmentation
El Maghraoui, Kaoutar	CaW-NAS: Compression Aware Neural Architecture Search
Enoiu, Eduard Paul	SmartDelta: Automated Quality Assurance and Optimization in Incremental Industrial Software Systems Development
Escudero-Sahuquillo, Jesus	RED-SEA: Network Solution for Exascale Architectures
F
Fabelo Gómez, Himar	Development of a Hyperspectral Colposcope for Early Detection and Assessment of Cervical Dysplasia Glioblastoma Classification in Hyperspectral Images by Nonlinear Unmixing Attention-based Skin Cancer Classification Through Hyperspectral Imaging Reflectance Calibration with Normalization Correction in Hyperspectral Imaging Towards Skin Cancer Self-Monitoring through an Optimized MobileNet with Coordinate Attention
Falico, Veaceslav	Monitoring Framework to Support Mixed-Criticality Applications on Multicore Platforms
Falter, Hugo	RED-SEA: Network Solution for Exascale Architectures
Fang, Zhenman	Blind Data Adversarial Bit-flip Attack against Deep Neural Networks A Majority-based Approximate Adder for FPGAs
Felderer, Michael	SmartDelta: Automated Quality Assurance and Optimization in Incremental Industrial Software Systems Development
Flamini, Marta	A resolution method in case of air congestion: rerouting and/or ground holding approach
Flask, Chris A.	In vitro Testbed Platform for Evaluating Small Volume Contrast Agents via Magnetic Resonance Imaging
Florez-Revuelta, Francisco	Network on Privacy-Aware Audio-and Video-Based Applications for Active and Assisted Living: GoodBrother Project
Fohler, Gerhard	Monitoring Framework to Support Mixed-Criticality Applications on Multicore Platforms
Fontova, Pau	Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI
Fornaciari, William	FPGA implementation of BIKE for quantum-resistant TLS
Frezza, Ottorino	RED-SEA: Network Solution for Exascale Architectures
Frigioni, Daniele	Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project
Frings, Wolfgang	RED-SEA: Network Solution for Exascale Architectures
Frischknecht, Adrian	Hardware Accelerator and Neural Network Co-Optimization for Ultra-Low-Power Audio Processing Device
Froehlich, Saman	Polynomial Formal Verification of Approximate Adders Generation of Verified Programs for In-Memory Computing
G
Gala, Gautam	Monitoring Framework to Support Mixed-Criticality Applications on Multicore Platforms
Galiana-Bordera, Adrian	Spectral Super-Resolution for Hyperspectral Histological Image Synthesis with Deep Learning
Galimberti, Andrea	FPGA implementation of BIKE for quantum-resistant TLS
Galli, Davide	FPGA implementation of BIKE for quantum-resistant TLS
Ganguly, Amlan	POLAR: Performance-aware On-device Learning Capable Programmable Processing-in-Memory Architecture for Low-Power ML Applications
Garcia, Pedro Javier	RED-SEA: Network Solution for Exascale Architectures
García del Toro, Aday	Development of a Hyperspectral Colposcope for Early Detection and Assessment of Cervical Dysplasia
Garibotto, Chiara	Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project
Gazzoni, Marco	Attention-based Skin Cancer Classification Through Hyperspectral Imaging
Gerasimou, Simos	Skeptical Dynamic Dependability Management for Automated Systems
Gerum, Christoph	Hardware Accelerator and Neural Network Co-Optimization for Ultra-Low-Power Audio Processing Device
Ghaderi, Adnan	FP-SLIC: A Fully-Pipelined FPGA Implementation of Superpixel Image Segmentation
Ghasempouri, Tara	IMMizer: An Innovative Cost-Effective Method for Minimizing Assertion Sets
Ghavami, Behnam	Blind Data Adversarial Bit-flip Attack against Deep Neural Networks A Majority-based Approximate Adder for FPGAs
Ghosh, Soumyadyuti	Is the Whole lesser than its Parts? Breaking an Aggregation based Privacy aware Metering Algorithm
Gianioudis, Michalis	RED-SEA: Network Solution for Exascale Architectures
Gklavakis, Dimitris	A Smart Floor Device of an Exergame Platform for Elderly Fall Prevention
Gockel, Ines	Evaluation of artificial neural networks for the detection of esophagus tumor cells in microscopic hyperspectral images
Gomez Requena, Maria Engracia	RED-SEA: Network Solution for Exascale Architectures
Gottwald, Dominik	RED-SEA: Network Solution for Exascale Architectures
Goumopoulos, Christos	A Smart Floor Device of an Exergame Platform for Elderly Fall Prevention
Granados-Castro, Liliana	Glioblastoma Classification in Hyperspectral Images by Nonlinear Unmixing Estimation of deoxygenated and oxygenated hemoglobin by multispectral blind linear unmixing Reflectance Calibration with Normalization Correction in Hyperspectral Imaging
Guerrieri, Andrea	Optimizing Lattice-based Post-Quantum Cryptography Codes for High-Level Synthesis
Guez, Stephane	RED-SEA: Network Solution for Exascale Architectures
Guilley, Sylvain	Be My Guess: Guessing Entropy vs. Success Rate for Evaluating Side-Channel Attacks of Secure Chips
Guimaraes, Filipe	RED-SEA: Network Solution for Exascale Architectures
Gustafson, John	PositIV: A Configurable Posit Processor Architecture for Image and Video Processing
Gutierrez-Navarro, Omar	Estimation of deoxygenated and oxygenated hemoglobin by multispectral blind linear unmixing
Guyard, David	GPU Based Implementation for the Pre-Processing of Radar-Based Human Activity Recognition
H
Ha, Soonhoi	Hardware-Software Codesign of a CNN Accelerator
Hajisadeghi, Amir M.	EARL: An Efficient Approximate HaRdware Framework for AcceLerating Fault Tree Analysis
Hald, Tobias	Hardware Accelerator and Neural Network Co-Optimization for Ultra-Low-Power Audio Processing Device
Harbaum, Tanja	A holistic hardware-software approach for fault-aware embedded systems
Hashemitaheri, Salar	EARL: An Efficient Approximate HaRdware Framework for AcceLerating Fault Tree Analysis
Haunschmied, David	How are Industry 4.0 Reference Architectures Used in CPPS Development?
Hautreux, Matthieu	RED-SEA: Network Solution for Exascale Architectures
Heidari Iman, Mohammad Reza	IMMizer: An Innovative Cost-Effective Method for Minimizing Assertion Sets
Hepp, Alexander	Open Source Hardware Design and Hardware Reverse Engineering: A Security Analysis
Herdt, Vladimir	Task Mapping and Scheduling in FPGA-based Heterogeneous Real-time Systems: A RISC-V Case-Study
Herget, Marius	Design Space Exploration for Distributed Cyber-Physical Systems: State-of-the-art, Challenges, and Directions
Hernández, Abián	Towards Skin Cancer Self-Monitoring through an Optimized MobileNet with Coordinate Attention
Herrmann, Viktor	A YOLO v3-tiny FPGA Architecture using a Reconfigurable Hardware Accelerator for Real-time Region of Interest Detection
Hiscock, Thomas	Towards Fine-grained Side-Channel Instruction Disassembly on a System-on-Chip
Hoefler, Torsten	RED-SEA: Network Solution for Exascale Architectures
Holicki, Max	RED-SEA: Network Solution for Exascale Architectures
Homma, Naofumi	Efficient Modular Polynomial Multiplier for NTT Accelerator of Crystals-Kyber
Hu, Yang	PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices
Huemer, Stefan	AxE: An Approximate–Exact Multi-Processor System-on-Chip Platform
Hämäläinen, Timo	A Resilient System Design to Boot a RISC-V MPSoC Ballast: Implementation of a Large MP-SoC on 22nm ASIC Technology
I
Ibrahim, Mohamed	Ballast: Implementation of a Large MP-SoC on 22nm ASIC Technology
Imes, Connor	PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices
Immaneni, Amritha	PosAx-O: Exploring Operator-level Approximatons for Posit Arithmetic in Embedded AI/ML
Indovina, Mark	POLAR: Performance-aware On-device Learning Capable Programmable Processing-in-Memory Architecture for Low-Power ML Applications
Ioannidis, Iraklis	A Smart Floor Device of an Exergame Platform for Elderly Fall Prevention
Ioannou, Aggelos	RED-SEA: Network Solution for Exascale Architectures
Itabashi, Yuma	Efficient Modular Polynomial Multiplier for NTT Accelerator of Crystals-Kyber
Izzo, Niccolò	Mobile Systems Secure State Management
J
Jafari, Atousa	MVSTT: A Multi-Value Computation-in-Memory based on Spin-Transfer Torque Memories
Jansen-Winkeln, Boris	Evaluation of artificial neural networks for the detection of esophagus tumor cells in microscopic hyperspectral images
Jelonek, Jonas	Combination of ROP Defense Mechanisms for Better Safety and Security in Embedded Systems
Jervan, Gert	IMMizer: An Innovative Cost-Effective Method for Minimizing Assertion Sets
Jordans, Roel	Prebypass: Software Register File Bypassing for Reduced Interconnection Architectures
Joshi, Ramakant	High-Level Synthesis of Geant4 Particle Transport Application for FPGA
Juarez, Eduardo	Hyperparameter Optimization for Brain Tumor Classification with Hyperspectral Images
Jääskeläinen, Pekka	Prebypass: Software Register File Bypassing for Reduced Interconnection Architectures
Jünger, Lukas	X-on-X: Distributed Parallel Virtual Platforms for Heterogeneous Systems
K
Kadayıf, İsmail	Coherency Traffic Reduction in Manycore Systems
Kalisch, Benjamin	RED-SEA: Network Solution for Exascale Architectures
Kallimanis, Nikos	RED-SEA: Network Solution for Exascale Architectures
Kang, Donghyun	Hardware-Software Codesign of a CNN Accelerator
Kannengiesser, Udo	How are Industry 4.0 Reference Architectures Used in CPPS Development?
Karachalios, Theodoros	Optimizing UAV Location Awareness Telemetry for Low Power Wide Area Network
Karfa, Dr. Chandan	ImageSpec: Efficient High-Level Synthesis of Image Processing Applications
Kataria, Rajan	TextBack: Watermarking Text Classifiers using Backdooring
Katevenis, Manolis	RED-SEA: Network Solution for Exascale Architectures
Kavun, Elif Bilge	Evaluating Cryptographic Extensions On A RISC-V Simulation Environment
Kejela, Cherinet	A Supervisory Control Approach for Scheduling Real-time Periodic Tasks on Dynamically Reconfigurable Platforms
Kempf, Fabian	A holistic hardware-software approach for fault-aware embedded systems
Knapheide, Justin	A YOLO v3-tiny FPGA Architecture using a Reconfigurable Hardware Accelerator for Real-time Region of Interest Detection
Knödtel, Johannes	Suitability of ISAs for Data Paths Based on Redundant Number Systems: Is RISC-V the Best?
Kohlík, Martin	Verification of Calculations of Non-Homogeneous Markov Chains Using Monte Carlo Simulation
Kole, Abhoy	SAT-based Exact Synthesis of Ternary Reversible Circuits using a Functionally Complete Gate Library
Koley, Ipsita	A Framework for Evaluating Connected Vehicle Security against False Data Injection Attacks
Kong, Minxuan	Evaluation of Early-exit Strategies in Low-cost FPGA-based Binarized Neural Networks
Kowalczyk, Marcin	Hardware architecture for high throughput event visual data filtering with matrix of IIR filters algorithm
Krackhardt, Ulrich	RED-SEA: Network Solution for Exascale Architectures
Kryjak, Tomasz	Hardware architecture for high throughput event visual data filtering with matrix of IIR filters algorithm
Kubatova, Hana	Verification of Calculations of Non-Homogeneous Markov Chains Using Monte Carlo Simulation
Kulmala, Ari	Ballast: Implementation of a Large MP-SoC on 22nm ASIC Technology
Kumar, Akash	PosAx-O: Exploring Operator-level Approximatons for Posit Arithmetic in Embedded AI/ML A Hybrid Scheduling Mechanism for Multi-programming in Mixed-Criticality Systems
Kundu, Debraj	MEDA Biochip based Single-Target Fluidic Mixture Preparation with Minimum Wastage
Kundu, Souvik	PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices
Kühbacher, Christoph	A holistic hardware-software approach for fault-aware embedded systems
L
La Salvia, Marco	Attention-based Skin Cancer Classification Through Hyperspectral Imaging
Lagadec, Pierre-Axel	RED-SEA: Network Solution for Exascale Architectures
Lagares, Alfonso	Hyperparameter Optimization for Brain Tumor Classification with Hyperspectral Images
Lallement, Raphaël	COMP4DRONES: Key Enabling Technologies for Drones to enhance Mobility and Logistics Operations
Langendoerfer, Peter	Combination of ROP Defense Mechanisms for Better Safety and Security in Embedded Systems
Le Kernec, Julien	GPU Based Implementation for the Pre-Processing of Radar-Based Human Activity Recognition
Lecomte, Maxime	Towards Fine-grained Side-Channel Instruction Disassembly on a System-on-Chip
Lehniger, Kai	Combination of ROP Defense Mechanisms for Better Safety and Security in Embedded Systems
Lehtinen, Tero	Ballast: Implementation of a Large MP-SoC on 22nm ASIC Technology
Leplus, Gaetan	SecDec : Secure Decode Stage thanks to masking of instructions with the generated signals
Leporati, Francesco	Attention-based Skin Cancer Classification Through Hyperspectral Imaging
Lesire-Cabaniols, Charles	Real-Time Polling Task: Design and Analysis
Leupers, Rainer	X-on-X: Distributed Parallel Virtual Platforms for Heterogeneous Systems
Leyva, Neiel	Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI
León Martín, Raquel	Development of a Hyperspectral Colposcope for Early Detection and Assessment of Cervical Dysplasia Attention-based Skin Cancer Classification Through Hyperspectral Imaging Reflectance Calibration with Normalization Correction in Hyperspectral Imaging
Li, Hai Helen	RRAM-based Neuromorphic Computing: Data Representation, Architecture, Logic, and Programming
Lienen, Christian	Event-Driven Programming of FPGA-accelerated ROS 2 Robotics Applications
Lo Cicero, Francesca	RED-SEA: Network Solution for Exascale Architectures
Lonardo, Alessandro	RED-SEA: Network Solution for Exascale Architectures
Lopez Barillao, Jennifer	RED-SEA: Network Solution for Exascale Architectures
Loukas, Harisis	RED-SEA: Network Solution for Exascale Architectures
Lu, Jiajun	A Low-complexity FPGA TDC based on a DSP Delay Line and a Wave Union Launcher
Lu, Zhonghai	Inference Time Reduction of DNNs on Embedded Devices: A Case Study
Lunnikivi, Henri	A Resilient System Design to Boot a RISC-V MPSoC
López-Paradís, Guillem	Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI
Lübeck, Konstantin	Hardware Accelerator and Neural Network Co-Optimization for Ultra-Low-Power Audio Processing Device
M
Ma, Kristine	In vitro Testbed Platform for Evaluating Small Volume Contrast Agents via Magnetic Resonance Imaging
Machado, Felipe	Spectral Super-Resolution for Hyperspectral Histological Image Synthesis with Deep Learning
Maillard, Julien	Towards Fine-grained Side-Channel Instruction Disassembly on a System-on-Chip
Maistri, Paolo	Variable-Length Instruction Set: Feature or Bug? Electromagnetic Leakage Assessment of a Proven Higher-Order Masking of AES S-Box
Maktabi, Marianne	Evaluation of artificial neural networks for the detection of esophagus tumor cells in microscopic hyperspectral images
Malenko, Maja	Open Source Hardware Design and Hardware Reverse Engineering: A Security Analysis
Malpica, Norberto	Spectral Super-Resolution for Hyperspectral Histological Image Synthesis with Deep Learning
Manjunath, Vignesh	Verifying Liveness and Real-Time of OS-Based Embedded Software
Marazakis, Manolis	RED-SEA: Network Solution for Exascale Architectures
Marchsreiter, Dominik	Hybrid Post-Quantum Enhanced TLS 1.3 on Embedded Devices
Marcin, Aftowicz	Combination of ROP Defense Mechanisms for Better Safety and Security in Embedded Systems
Marco, Santiago	Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI
Marenzi, Elisa	Attention-based Skin Cancer Classification Through Hyperspectral Imaging
Marrero Callicó, Gustavo	Development of a Hyperspectral Colposcope for Early Detection and Assessment of Cervical Dysplasia Glioblastoma Classification in Hyperspectral Images by Nonlinear Unmixing Attention-based Skin Cancer Classification Through Hyperspectral Imaging Reflectance Calibration with Normalization Correction in Hyperspectral Imaging Towards Skin Cancer Self-Monitoring through an Optimized MobileNet with Coordinate Attention
Martinelli, Michele	RED-SEA: Network Solution for Exascale Architectures
Martinez-Girones, Pedro M.	Spectral Super-Resolution for Hyperspectral Histological Image Synthesis with Deep Learning
Martín Martínez, Alicia	Development of a Hyperspectral Colposcope for Early Detection and Assessment of Cervical Dysplasia
Martín-Pérez, Alberto	Hyperparameter Optimization for Brain Tumor Classification with Hyperspectral Images
Marx, Volker	RED-SEA: Network Solution for Exascale Architectures
Masburah, Rumia	Is the Whole lesser than its Parts? Breaking an Aggregation based Privacy aware Metering Algorithm
Mascomere, Jean-Patrick	COMP4DRONES: Key Enabling Technologies for Drones to enhance Mobility and Logistics Operations
Mathieu, Stephane	RED-SEA: Network Solution for Exascale Architectures
Matyáš, Jiri	Designing Approximate Arithmetic Circuits with Combined Error Constraints
Mavroidis, Iakovos	RED-SEA: Network Solution for Exascale Architectures
Mayahinia, Mahta	MVSTT: A Multi-Value Computation-in-Memory based on Spin-Transfer Torque Memories
McDonald-Maier, Klaus	Task Mapping and Scheduling in FPGA-based Heterogeneous Real-time Systems: A RISC-V Case-Study
McEwan, Alistair A.	Towards a Real-Time Smart Prognostics and Health Management (PHM) of Safety Critical Embedded Systems
Medina Castellano, Margarita	Development of a Hyperspectral Colposcope for Early Detection and Assessment of Cervical Dysplasia
Medina Ramos, Norberto	Development of a Hyperspectral Colposcope for Early Detection and Assessment of Cervical Dysplasia
Meijer, Carlo	Mobile Systems Secure State Management
Mellwig, Christian	A holistic hardware-software approach for fault-aware embedded systems
Mendoza-Chavarría, Juan Nicolás	Glioblastoma Classification in Hyperspectral Images by Nonlinear Unmixing Estimation of deoxygenated and oxygenated hemoglobin by multispectral blind linear unmixing
Mesgari, Baset	SMART: Investigating the Impact of Threshold Voltage Suppression in an In-SRAM Multiplication/Accumulation Accelerator for Accuracy Improvement in 65 nm CMOS Technology
Meteer, Oguz	Energy-Efficient Radix-4 Belief Propagation Polar Code Decoding Using an Efficient Sign-Magnitude Adder and Clock Gating
Monaco, Gabriele	Monitoring Framework to Support Mixed-Criticality Applications on Multicore Platforms
Montanaro, Gabriele	FPGA implementation of BIKE for quantum-resistant TLS
Morayo, Adedjouma	Skeptical Dynamic Dependability Management for Automated Systems
Moreau, Gilles	RED-SEA: Network Solution for Exascale Architectures
Moreira, Orlando	ARTS: An adaptive regularization training schedule for activation sparsity exploration
Moretó, Miquel	Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI
Moschny, Thomas	RED-SEA: Network Solution for Exascale Architectures
Moulds, Anthony	Investigating Novel 3D Modular Schemes for Large Array Topologies: Power Modeling and Prototype Feasibility.
Mraidha, Chokri	Skeptical Dynamic Dependability Management for Automated Systems
Mrazek, Vojtech	Designing Approximate Arithmetic Circuits with Combined Error Constraints
Mukhopadhyay, Debdeep	Is the Whole lesser than its Parts? Breaking an Aggregation based Privacy aware Metering Algorithm
Muller, Yannik	RED-SEA: Network Solution for Exascale Architectures
Münch, Christopher	MVSTT: A Multi-Value Computation-in-Memory based on Spin-Transfer Torque Memories
N
Nabavinejad, Seyed Morteza	Inference Time Reduction of DNNs on Embedded Devices: A Case Study
Nagarajan, Drona	Verifying Liveness and Real-Time of OS-Based Embedded Software
Nambi, Suresh	PosAx-O: Exploring Operator-level Approximatons for Posit Arithmetic in Embedded AI/ML
Nazar, Gabriel	SNAP: Selective NTV Heterogeneous Architectures for Power-Efficient Edge Computing
Neisarian, Shekoufeh	Evaluating Cryptographic Extensions On A RISC-V Simulation Environment
Ngo, Kalle	Side-Channel Analysis of Saber KEM Using Amplitude-Modulated EM Emanations
Niar, Smail	CaW-NAS: Compression Aware Neural Architecture Search Co-Optimization of DNN and Hardware Configurations on Edge GPUs
Nikov, Kris	Analysis of Graph Processing in Reconfigurable Devices for Edge Computing Applications Evaluation of Early-exit Strategies in Low-cost FPGA-based Binarized Neural Networks
Nouacer, Réda	COMP4DRONES: Key Enabling Technologies for Drones to enhance Mobility and Logistics Operations
Novo, David	Demystifying the TensorFlow Eager Execution of Deep Learning Inference on a CPU-GPU Tandem
Novotny, Martin	Implementation of the Rainbow signature scheme on SoC FPGA
Novák, Ondřej	Nonlinear Compression Block Codes Search Strategy
Nuessle, Mondrian	RED-SEA: Network Solution for Exascale Architectures
Nunez-Yanez, Jose	Evaluation of Early-exit Strategies in Low-cost FPGA-based Binarized Neural Networks A Low-complexity FPGA TDC based on a DSP Delay Line and a Wave Union Launcher
Nunez-Yanez, Jose	Analysis of Graph Processing in Reconfigurable Devices for Edge Computing Applications
Nurmi, Antti	A Resilient System Design to Boot a RISC-V MPSoC
O
Olgu, Kaan	Analysis of Graph Processing in Reconfigurable Devices for Edge Computing Applications
Ollier, Guillaume	Skeptical Dynamic Dependability Management for Automated Systems
Orphanoudakis, Theofanis	Optimizing UAV Location Awareness Telemetry for Low Power Wide Area Network
Ortega Sarmiento, Samuel	Development of a Hyperspectral Colposcope for Early Detection and Assessment of Cervical Dysplasia Glioblastoma Classification in Hyperspectral Images by Nonlinear Unmixing Attention-based Skin Cancer Classification Through Hyperspectral Imaging Reflectance Calibration with Normalization Correction in Hyperspectral Imaging Towards Skin Cancer Self-Monitoring through an Optimized MobileNet with Coordinate Attention
Ostgren, Magnus	FP-SLIC: A Fully-Pipelined FPGA Implementation of Superpixel Image Segmentation
Ouarnoughi, Hamza	CaW-NAS: Compression Aware Neural Architecture Search Co-Optimization of DNN and Hardware Configurations on Edge GPUs
Ougkenidis, Damianos	A Smart Floor Device of an Exergame Platform for Elderly Fall Prevention
Ozturk, Ozcan	Coherency Traffic Reduction in Manycore Systems
P
Paganin, Luca	Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project
Palomero Bernardo, Paul	Hardware Accelerator and Neural Network Co-Optimization for Ultra-Low-Power Audio Processing Device
Pantopoulou, Maria	Network on Privacy-Aware Audio-and Video-Based Applications for Active and Assisted Living: GoodBrother Project
Paolucci, Pier Stanislao	RED-SEA: Network Solution for Exascale Architectures
Papaefstathiou, Vassilis	RED-SEA: Network Solution for Exascale Architectures
Papaefstathiou, Yannis	RED-SEA: Network Solution for Exascale Architectures
Pasricha, Sudeep	Co-Optimizing Sensing and Deep Machine Learning in Automotive Cyber-Physical Systems
Pastorelli, Elena	RED-SEA: Network Solution for Exascale Architectures
Pathania, Anuj	CPU-GPU Layer-Switched Low Latency CNN Inference
Pebay-Peyroula, Florian	On the Characterization of Jitter in Ring Oscillators using Allan variance for True Random Number Generator Applications
Peemen, Maurice	CELR: Cloud Enhanced Local Reconstruction from Low-dose Sparse Scanning Electron Microscopy Images
Perache, Mark	RED-SEA: Network Solution for Exascale Architectures
Perera-Gonzalez, Mireia	In vitro Testbed Platform for Evaluating Small Volume Contrast Agents via Magnetic Resonance Imaging
Pichon, Gregoire	RED-SEA: Network Solution for Exascale Architectures
Pickartz, Simon	RED-SEA: Network Solution for Exascale Architectures
Pimentel, Andy	CPU-GPU Layer-Switched Low Latency CNN Inference Design Space Exploration for Distributed Cyber-Physical Systems: State-of-the-art, Challenges, and Directions
Pimentel, Juliano	Towards a Real-Time Smart Prognostics and Health Management (PHM) of Safety Critical Embedded Systems
Platzner, Marco	Event-Driven Programming of FPGA-accelerated ROS 2 Robotics Applications
Poggi, Matteo	RED-SEA: Network Solution for Exascale Architectures
Pomante, Luigi	Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project
Potin, Olivier	A CFI Verification System based on the RISC-V Instruction Trace Encoder
Potocek, Pavel	CELR: Cloud Enhanced Local Reconstruction from Low-dose Sparse Scanning Electron Microscopy Images
Pourtaherian, Arash	ARTS: An adaptive regularization training schedule for activation sparsity exploration
Prasad Das, Bishnu	RISC-V Core with Approximate Multiplier for Error-Tolerant Applications
Preucil, Tomas	Implementation of the Rainbow signature scheme on SoC FPGA
Pudukotai Dinakarrao, Sai Manoj	POLAR: Performance-aware On-device Learning Capable Programmable Processing-in-Memory Architecture for Low-Power ML Applications
Q
Quiles, Francisco J.	RED-SEA: Network Solution for Exascale Architectures
Quintana, Enrique	RED-SEA: Network Solution for Exascale Architectures
R
Rachuj, Sebastian	Suitability of ISAs for Data Paths Based on Redundant Number Systems: Is RISC-V the Best?
Rademacher, Ansgar	Skeptical Dynamic Dependability Management for Automated Systems
Raik, Jaan	IMMizer: An Innovative Cost-Effective Method for Minimizing Assertion Sets
Raji, Mohsen	A Majority-based Approximate Adder for FPGAs
Ramachandran, Akshat	PositIV: A Configurable Posit Processor Architecture for Image and Video Processing
Ranjbar, Behnaz	A Hybrid Scheduling Mechanism for Multi-programming in Mixed-Criticality Systems
Rao, Madhav	ESAS: Exponent Series based Approximate Square Root Design
Rao, Nanditha	An FPGA based Tiled Systolic Array Generator to Accelerate CNNs
Ratnaparkhi, Omkar G	ESAS: Exponent Series based Approximate Square Root Design
Rautakoura, Antti	A Resilient System Design to Boot a RISC-V MPSoC Ballast: Implementation of a Large MP-SoC on 22nm ASIC Technology
Real, Jean-Frederic	COMP4DRONES: Key Enabling Technologies for Drones to enhance Mobility and Logistics Operations
Regazzoni, Francesco	Optimizing Lattice-based Post-Quantum Cryptography Codes for High-Level Synthesis
Rehman, Semeen	On the Validation of Multi-Level Personalised Health Condition Model SMART: Investigating the Impact of Threshold Voltage Suppression in an In-SRAM Multiplication/Accumulation Accelerator for Accuracy Improvement in 65 nm CMOS Technology
Reichenbach, Marc	Suitability of ISAs for Data Paths Based on Redundant Number Systems: Is RISC-V the Best?
Restuccia, Francesco	Hardware Acceleration of Deep Neural Networks for Autonomous Driving on FPGA-based SoC
Rigaud, Jean-Baptiste	A CFI Verification System based on the RISC-V Instruction Trace Encoder
Rioul, Olivier	Be My Guess: Guessing Entropy vs. Success Rate for Evaluating Side-Channel Attacks of Secure Chips
Roa Villescas, Martin	Partial Evaluation in Junction Trees
Rodas, Narcis	Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI
Rodriguez, Carlos	Monitoring Framework to Support Mixed-Criticality Applications on Multicore Platforms
Rohit, Rohit	A Framework for Evaluating Connected Vehicle Security against False Data Injection Attacks
Romain, Olivier	GPU Based Implementation for the Pre-Processing of Radar-Based Human Activity Recognition
Rosa, Gonzalo	Hyperparameter Optimization for Brain Tumor Classification with Hyperspectral Images
Roy, Anusua	PositIV: A Configurable Posit Processor Architecture for Image and Video Processing
Roy, Sudip	MEDA Biochip based Single-Target Fluidic Mixture Preparation with Minimum Wastage
Ruzicka, Richard	Technology Mapping for PAIG Optimised Polymorphic Circuits
S
Saadatmand, Faezeh S.	Design Space Exploration for Distributed Cyber-Physical Systems: State-of-the-art, Challenges, and Directions
Saadatmand, Mehrdad	SmartDelta: Automated Quality Assurance and Optimization in Incremental Industrial Software Systems Development
Sadati, Mani	Blind Data Adversarial Bit-flip Attack against Deep Neural Networks
Sadigh Baroughi, Ahmad	An Approximate Carry Disregard Multiplier with Improved Mean Relative Error Distance and Probability of Correctness AxE: An Approximate–Exact Multi-Processor System-on-Chip Platform
Sadou, Isma-Ilou	Inference Time Reduction of DNNs on Embedded Devices: A Case Study
Saha, Sangeet	A Supervisory Control Approach for Scheduling Real-time Periodic Tasks on Dynamically Reconfigurable Platforms Task Mapping and Scheduling in FPGA-based Heterogeneous Real-time Systems: A RISC-V Case-Study
Sahoo, Siva Satyendra	PosAx-O: Exploring Operator-level Approximatons for Posit Arithmetic in Embedded AI/ML
Sahuquillo, Julio	RED-SEA: Network Solution for Exascale Architectures
Sajedi, Mahdi	A Majority-based Approximate Adder for FPGAs
Sanchez, Jose L.	RED-SEA: Network Solution for Exascale Architectures
Sancho, Jaime	Hyperparameter Optimization for Brain Tumor Classification with Hyperspectral Images
Sandmann, Timo	Hardware Support for Predictable Resource Sharing in Virtualized Heterogeneous Multicores
Sanz, Cesar	Hyperparameter Optimization for Brain Tumor Classification with Hyperspectral Images
Sapra, Dolly	CPU-GPU Layer-Switched Low Latency CNN Inference
Sarkar, Arnab	A Supervisory Control Approach for Scheduling Real-time Periodic Tasks on Dynamically Reconfigurable Platforms
Sarma, Nilotpola	ImageSpec: Efficient High-Level Synthesis of Image Processing Applications
Sarmiento, Roberto	Abeto framework: a Solution for Heterogeneous IP Management
Savry, Olivier	SecDec : Secure Decode Stage thanks to masking of instructions with the generated signals
Scheipel, Tobias	moreMCU: A Runtime-reconfigurable RISC-V Platform for Sustainable Embedded Systems
Schlichtmann, Ulf	RRAM-based Neuromorphic Computing: Data Representation, Architecture, Logic, and Programming
Schlingloff, Holger	SmartDelta: Automated Quality Assurance and Optimization in Incremental Industrial Software Systems Development
Schmitz, Ina	RED-SEA: Network Solution for Exascale Architectures
Schneider, Timo	RED-SEA: Network Solution for Exascale Architectures
Schneider Beck Filho, Antonio Carlos	SNAP: Selective NTV Heterogeneous Architectures for Power-Efficient Edge Computing
Schnieber, Martha	Polynomial Formal Verification of Approximate Adders
Schoenmakers, Remco	CELR: Cloud Enhanced Local Reconstruction from Low-dose Sparse Scanning Electron Microscopy Images
Schröder, Anna	Evaluation of artificial neural networks for the detection of esophagus tumor cells in microscopic hyperspectral images
Schölzel, Mario	Combination of ROP Defense Mechanisms for Better Safety and Security in Embedded Systems
Sciangula, Gerlando	Hardware Acceleration of Deep Neural Networks for Autonomous Driving on FPGA-based SoC
Sengupta, Indranil	SAT-based Exact Synthesis of Ternary Reversible Circuits using a Functionally Complete Gate Library Unlocking Sneak Path Analysis in Memristor Based Logic Design Styles
Sepulveda, Johanna	Hybrid Post-Quantum Enhanced TLS 1.3 on Embedded Devices
Seyedfaraji, Saeed	SMART: Investigating the Impact of Threshold Voltage Suppression in an In-SRAM Multiplication/Accumulation Accelerator for Accuracy Improvement in 65 nm CMOS Technology
Shahhoseini, Hadi Shahriar	An Approximate Carry Disregard Multiplier with Improved Mean Relative Error Distance and Probability of Correctness AxE: An Approximate–Exact Multi-Processor System-on-Chip Platform
Shahidzadeh, Mohammad	Blind Data Adversarial Bit-flip Attack against Deep Neural Networks
Shannon, Lesley	Blind Data Adversarial Bit-flip Attack against Deep Neural Networks A Majority-based Approximate Adder for FPGAs
Sharma, Priyamvada	RISC-V Core with Approximate Multiplier for Error-Tolerant Applications
Shirinzadeh, Saeideh	Unlocking Sneak Path Analysis in Memristor Based Logic Design Styles
Sigl, Georg	Open Source Hardware Design and Hardware Reverse Engineering: A Security Analysis
Simek, Vaclav	Technology Mapping for PAIG Optimised Polymorphic Circuits
Simula, Francesco	RED-SEA: Network Solution for Exascale Architectures
Sklavos, Nicolas	Network on Privacy-Aware Audio-and Video-Based Applications for Active and Assisted Living: GoodBrother Project
Socha, Petr	Implementation of the Rainbow signature scheme on SoC FPGA
Soria, Víctor	Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI
Stabernack, Benno	A YOLO v3-tiny FPGA Architecture using a Reconfigurable Hardware Accelerator for Real-time Region of Interest Detection
Stefanov, Todor	Design Space Exploration for Distributed Cyber-Physical Systems: State-of-the-art, Challenges, and Directions
Steinert, Fritjof	A YOLO v3-tiny FPGA Architecture using a Reconfigurable Hardware Accelerator for Real-time Region of Interest Detection
Steininger, Andreas	Towards Resilient QDI Pipeline Implementations
Stuijk, Sander	DNAsim: Evaluation Framework for Digital Neuromorphic Architectures Partial Evaluation in Junction Trees
Sud, Parangat	Evaluating Cryptographic Extensions On A RISC-V Simulation Environment
Sutradhar, Pallab	Hyperparameter Optimization for Brain Tumor Classification with Hyperspectral Images
Sutradhar, Purab	POLAR: Performance-aware On-device Learning Capable Programmable Processing-in-Memory Architecture for Low-Power ML Applications
Sánchez, Antonio J.	Abeto framework: a Solution for Heterogeneous IP Management
T
Tabassam, Zaheer	Towards Resilient QDI Pipeline Implementations
Tabatt, Peter	Combination of ROP Defense Mechanisms for Better Safety and Security in Embedded Systems
Taboada, Hugo	RED-SEA: Network Solution for Exascale Architectures
Taherinejad, Nima	An Approximate Carry Disregard Multiplier with Improved Mean Relative Error Distance and Probability of Correctness AxE: An Approximate–Exact Multi-Processor System-on-Chip Platform
Taimoor, Najma	On the Validation of Multi-Level Personalised Health Condition Model
Talbi, El-Ghazali	Co-Optimization of DNN and Hardware Configurations on Edge GPUs
Tampouratzis, Nikolaos	RED-SEA: Network Solution for Exascale Architectures
Teren, Viktor	Decomposition of transition systems into sets of synchronizing Free-choice Petri Nets
Terrier, François	Skeptical Dynamic Dependability Management for Automated Systems
Thangkhiew, Phrangboklang Lyngton	Unlocking Sneak Path Analysis in Memristor Based Logic Design Styles
Thieme, René	Evaluation of artificial neural networks for the detection of esophagus tumor cells in microscopic hyperspectral images
Thuphairo, Pakon	Investigating Novel 3D Modular Schemes for Large Array Topologies: Power Modeling and Prototype Feasibility.
Tm, Abdul Khader	ImageSpec: Efficient High-Level Synthesis of Image Processing Applications
Torrado-Carvajal, Angel	Spectral Super-Resolution for Hyperspectral Histological Image Synthesis with Deep Learning
Torres, Lionel	Demystifying the TensorFlow Eager Execution of Deep Learning Inference on a CPU-GPU Tandem
Torti, Emanuele	Attention-based Skin Cancer Classification Through Hyperspectral Imaging
Tuhin Ahmed, Soyed	MVSTT: A Multi-Value Computation-in-Memory based on Spin-Transfer Torque Memories
Turisini, Matteo	RED-SEA: Network Solution for Exascale Architectures
Tverdyshev, Sergey	Monitoring Framework to Support Mixed-Criticality Applications on Multicore Platforms
U
Ueno, Rei	Efficient Modular Polynomial Multiplier for NTT Accelerator of Crystals-Kyber
Ullah, Salim	PosAx-O: Exploring Operator-level Approximatons for Posit Arithmetic in Embedded AI/ML
Ungerer, Theo	A holistic hardware-software approach for fault-aware embedded systems
Upegui, Andres	Optimizing Lattice-based Post-Quantum Cryptography Codes for High-Level Synthesis
V
Vadivel, Kanishkan	Prebypass: Software Register File Bypassing for Reduced Interconnection Architectures
Valente, Giacomo	Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project
Vallocchia, Damiano	Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project
van den Brink, Arvid	Energy-Efficient Radix-4 Belief Propagation Polar Code Decoding Using an Efficient Sign-Magnitude Adder and Clock Gating
Varghese, Kuruvilla	High-Level Synthesis of Geant4 Particle Transport Application for FPGA
Varillon, Benoit	Real-Time Polling Task: Design and Analysis
Vazquez, Guillermo	Hyperparameter Optimization for Brain Tumor Classification with Hyperspectral Images
Vega García, Carlos	Development of a Hyperspectral Colposcope for Early Detection and Assessment of Cervical Dysplasia
Ventura, Diego	Abeto framework: a Solution for Heterogeneous IP Management
Verma, Anu	RISC-V Core with Approximate Multiplier for Error-Tolerant Applications
Vicini, Piero	RED-SEA: Network Solution for Exascale Architectures
Villa, Manuel	Hyperparameter Optimization for Brain Tumor Classification with Hyperspectral Images
Villa, Tiziano	Decomposition of transition systems into sets of synchronizing Free-choice Petri Nets
Vojnar, Tomáš	Designing Approximate Arithmetic Circuits with Combined Error Constraints
W
Wacquez, Romain	On the Characterization of Jitter in Ring Oscillators using Allan variance for True Random Number Generator Applications
Waeijen, Luc	ARTS: An adaptive regularization training schedule for activation sparsity exploration
Walter, Etienne	RED-SEA: Network Solution for Exascale Architectures
Walters, John Paul	PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices
Wang, Ruize	Side-Channel Analysis of Saber KEM Using Amplitude-Modulated EM Emanations
Wang, Zijie	A Low-complexity FPGA TDC based on a DSP Delay Line and a Wave Union Launcher
Weinstock, Jan Henrik	X-on-X: Distributed Parallel Virtual Platforms for Heterogeneous Systems
Wijnings, Patrick	Partial Evaluation in Junction Trees
Winther, Simon	X-on-X: Distributed Parallel Virtual Platforms for Heterogeneous Systems
X
Xirouchakis, Pantelis	RED-SEA: Network Solution for Exascale Architectures
Xouris, Christos	Optimizing UAV Location Awareness Telemetry for Low Power Wide Area Network
Y
Yi, Changjae	Hardware-Software Codesign of a CNN Accelerator
Yu, Hong Qing	Towards a Real-Time Smart Prognostics and Health Management (PHM) of Safety Critical Embedded Systems
Yurdakul, Arda	A Clustering-Based Scoring Mechanism for Malicious Model Detection in Federated Learning
Z
Zarandi, Hamid	EARL: An Efficient Approximate HaRdware Framework for AcceLerating Fault Tree Analysis
Zavala-Sánchez, Eric R.	Glioblastoma Classification in Hyperspectral Images by Nonlinear Unmixing Estimation of deoxygenated and oxygenated hemoglobin by multispectral blind linear unmixing
Zgheib, Anthony	A CFI Verification System based on the RISC-V Instruction Trace Encoder
Zhang, Grace Li	RRAM-based Neuromorphic Computing: Data Representation, Architecture, Logic, and Programming
Zhang, Shuhang	RRAM-based Neuromorphic Computing: Data Representation, Architecture, Logic, and Programming
Zhao, Xuanang	PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices
Zhu, Zeqi	ARTS: An adaptive regularization training schedule for activation sparsity exploration
Zoni, Davide	FPGA implementation of BIKE for quantum-resistant TLS
ç
çağlayan, Cem	A Clustering-Based Scoring Mechanism for Malicious Model Detection in Federated Learning
Č
Češka, Milan	Designing Approximate Arithmetic Circuits with Combined Error Constraints
Ř
Řezníček, Jan	Verification of Calculations of Non-Homogeneous Markov Chains Using Monte Carlo Simulation

Disclaimer | Powered by EasyChair Smart Program