HomeEPiC SeriesKalpa PublicationsPreprintsFor AuthorsFor Editors

Author:Odugu Swathi Siddeswari

Publications
Design and Implementation of an 8-Bit Data Comparator Using Multiplexer Logic for Low Power and Area Optimization
Madugula Sumalatha, M.V Ganeshwara Rao, Pattapu Aruna Kumari, Odugu Swathi Siddeswari, Mallidi Lakshmi Kalyani Rekha and Muttha Priyanka
EasyChair Preprint 12321

Keyphrases

2:1 Multiplexer, Data Comparator, Full Subtractor, Half Subtractor, Power and Area Efficiency.

Copyright © 2012-2025 easychair.org. All rights reserved.