Verification signoff of Ethernet Design IP with vast configuration related to Speed, type of Forward Error Correction (FEC) encoding, number of Serdes lanes has considerable challenges. Standalone UVM based verification is not sufficient to ensure comprehensive design validation. An approach to verification is presented using a combination of UVM, Python & Formal based techniques.