FLOC 2018: FEDERATED LOGIC CONFERENCE 2018

B
Badonnel, Rémi	Rule-Based Synthesis of Chains of Security Functions for Software-Defined Networks
Becker, Jan Steffen	Analyzing Consistency of Formal Requirements
Bliutze, Simon	Using SMT engine to generate Symbolic Automata
Breza, Michael	Formal Verification of Synchronisation, Gossip and Environmental Effects for Wireless Sensor Networks
D
Dixon, Clare	Formal Verification of Synchronisation, Gossip and Environmental Effects for Wireless Sensor Networks
Dross, Claire	Climbing the Software Assurance Ladder - Practical Formal Verification for Reliable Software
E
Emmi, Michael	Automatic Verification of Concurrent Objects
F
Farkas, Rebeka	Backward reachability analysis for timed automata with data variables
Fisher, Michael	Formal Verification of Synchronisation, Gossip and Environmental Effects for Wireless Sensor Networks
Foliard, Guillaume	Climbing the Software Assurance Ladder - Practical Formal Verification for Reliable Software
G
Gericke, Moritz	Writing a Model Checker in 80 Days: Reusable Libraries and Custom Implementation
Grimaud, Gilles	Proof-Oriented Design of a Separation Kernel with Minimal Trusted Computing Base
H
Hajdu, Ákos	Backward reachability analysis for timed automata with data variables
Hym, Samuel	Proof-Oriented Design of a Separation Kernel with Minimal Trusted Computing Base
I
Iosif, Radu	An Entailment Checker for Separation Logic with Inductive Definitions
J
Jomaa, Narjes	Proof-Oriented Design of a Separation Kernel with Minimal Trusted Computing Base
Jouanny, Théo	Climbing the Software Assurance Ladder - Practical Formal Verification for Reliable Software
K
Kamburjan, Eduard	Detecting Deadlocks in Formal System Models with Condition Synchronization
Krings, Sebastian	Writing a Model Checker in 80 Days: Reusable Libraries and Custom Implementation
L
Lahmadi, Abdelkader	Rule-Based Synthesis of Chains of Security Functions for Software-Defined Networks
Limbrée, Christophe	A Framework for the Formal Verification of Networks of Railway Interlockings - Application to the Belgian Railways
M
Madelaine, Eric	Using SMT engine to generate Symbolic Automata
Matias, Lionel	Climbing the Software Assurance Ladder - Practical Formal Verification for Reliable Software
Matthews, Stuart	Climbing the Software Assurance Ladder - Practical Formal Verification for Reliable Software
McCann, Julie	Formal Verification of Synchronisation, Gossip and Environmental Effects for Wireless Sensor Networks
Merz, Stephan	Rule-Based Synthesis of Chains of Security Functions for Software-Defined Networks
Miné, Antoine	Experiences with thread-modular static analysis of concurrent embedded systems by abstract interpretation
Mota, Jean-Marc	Climbing the Software Assurance Ladder - Practical Formal Verification for Reliable Software
Moy, Yannick	Climbing the Software Assurance Ladder - Practical Formal Verification for Reliable Software Mostly harmless - luring programmers into proof with SPARK
N
Nowak, David	Proof-Oriented Design of a Separation Kernel with Minimal Trusted Computing Base
O
Oepen, Jan-Hendrik	Writing a Model Checker in 80 Days: Reusable Libraries and Custom Implementation
P
Pecheur, Charles	A Framework for the Formal Verification of Networks of Railway Interlockings - Application to the Belgian Railways
Petrasch, Jessica	Writing a Model Checker in 80 Days: Reusable Libraries and Custom Implementation
Pignard, Pascal	Climbing the Software Assurance Ladder - Practical Formal Verification for Reliable Software
Q
Qin, Xudong	Using SMT engine to generate Symbolic Automata
S
Schnepf, Nicolas	Rule-Based Synthesis of Chains of Security Functions for Software-Defined Networks
Serban, Cristina	An Entailment Checker for Separation Logic with Inductive Definitions
Soulat, Romain	Climbing the Software Assurance Ladder - Practical Formal Verification for Reliable Software
T
Tautschnig, Michael	Formal Methods at Amazon Web Services
Torrini, Paolo	Proof-Oriented Design of a Separation Kernel with Minimal Trusted Computing Base
Tóth, Tamás	Backward reachability analysis for timed automata with data variables
V
Vörös, András	Backward reachability analysis for timed automata with data variables
W
Webster, Matt	Formal Verification of Synchronisation, Gossip and Environmental Effects for Wireless Sensor Networks
Z
Zhang, Min	Using SMT engine to generate Symbolic Automata

Disclaimer | Powered by EasyChair Smart Program