Sign-off of design IPs with a vast configuration space via cross-configuration merging has considerable challenges with proving the coverage for a single chosen configuration. Scripting, templating, and refining require a lot of additional effort. An approach to SystemVerilog coverage coding is presented based on a multi and single-configuration flow.