With increasing complexity of Automotive Microcontrollers (MC) and the vigorous decreasing trend of time to market (TTM) the verification of MCs becomes much more challenging. As parallelization cannot help in signing off the verification faster, the only possibility is to optimize the verification strategies and methodologies. In such cases, reducing verification effort in coverage sign-off using automated formal connectivity checks can greatly decrease the sign-off time.