This paper describes an algorithm to extract the design behaviour of SoC interconnect modules by using formal traces in an flow automated flow. The main purpose of this flow is to unveil undocumented and unintended design behaviour which might harm security relevant aspects. The extracted results can be checked against the project specifications and requirements. By means of an example design the algorithm gets demonstrated.