Received his PhD in 2020 from Universitat Politècnica de Catalunya and MSc degree in 2015 from the same university. His research focused on exploring the usefulness of runtime system-level information of task-parallel applications at the level of on-chip memory hierarchy (main focus on processor caches).

Currently working as a research engineer in Barcelona Supercomputing Center in the Memory Systems group.