ARCS 2026: 39TH GI/ITG INTERNATIONAL CONFERENCE ON ARCHITECTURE OF COMPUTING SYSTEMS

This page contains an index consisting of author-provided keywords.

-
- Automated recovery	Rebooting Microreboot: Architectural Support for Safe, Parallel Recovery in Microservice Systems
- Distributed tracing	Rebooting Microreboot: Architectural Support for Safe, Parallel Recovery in Microservice Systems
- Fault tolerance	Rebooting Microreboot: Architectural Support for Safe, Parallel Recovery in Microservice Systems
- Microreboot	Rebooting Microreboot: Architectural Support for Safe, Parallel Recovery in Microservice Systems
- Microservice systems	Rebooting Microreboot: Architectural Support for Safe, Parallel Recovery in Microservice Systems
- Resilient system architecture	Rebooting Microreboot: Architectural Support for Safe, Parallel Recovery in Microservice Systems
- Runtime systems	Rebooting Microreboot: Architectural Support for Safe, Parallel Recovery in Microservice Systems
- Typed actuation	Rebooting Microreboot: Architectural Support for Safe, Parallel Recovery in Microservice Systems
3
3D System-on-Chips	A Comprehensive Study of Communication Bottlenecks and Transmission Strategies in 3D Network-on-Chips for heterogeneous Monolithic 3D SoCs
A
Abstraction	Evolving Observers for Agnostic Pattern Discovery in Spatiotemporal Fields
Acceleration	Speeding Up Berstein's Formulas for Permutation Networks
Adaptive Approximate Computing	Research Group Forum: Runtime-Adaptive Cross-Level Techniques for Efficient and Reliable Edge AI
Agent	Awareness Engine: A Cognitive Middleware for Explicit Self-Awareness between Agent and Environment
Agnostic Learning	Evolving Observers for Agnostic Pattern Discovery in Spatiotemporal Fields
AI Acceleration	Automated Neural Network Partitioning Across Distributed Heterogeneous Edge Accelerators
AI accelerators	Ubitium: From RISC-V to AI Accelerators Vector Evolution: With RISC-V from HPC to AI
AntHocNet	Extending Contiki-NG with AntHocNet Routing for Mobile Scenarios
Apache Avro	FLICS: FPGA-acceLerated Ingestion of documents into Columnar Storage
Apache Parquet	FLICS: FPGA-acceLerated Ingestion of documents into Columnar Storage
Approximate computing	Research Group Forum: Towards HW/AI Co-design of Resource-efficient Hardware Accelerators
Artificial DNA (ADNA)	ADNA-based Organic Computing for Fail-Safe Systems Providing High Dependability: Formal Verification of ADNA Building Blocks
ASIP	FLICS: FPGA-acceLerated Ingestion of documents into Columnar Storage
Asymmetric Channel	Error-Correction Encoding for Covert Channel in Bloom Filter
Autonomic Computing	Research Group Forum: Trust as a First-Class Citizen: A Research Agenda for Trustworthy Organic Computing Systems Research Group Forum: A Machine Learning-Centric Approach to Opportunistic Sensor Integration in Organic Computing Systems
autonomous maritime navigation	A Modular Multi-Sensor Fusion Framework for Autonomous Maritime Navigation
Autonomous systems	Real-Time System Awareness and Adaptation for Autonomous Systems
B
Bearing Rotation Speed Estimation	Uncertainty-Aware Transformer-Based Representation Learning for Vibration-Based Motor Speed Estimation
Beneš networks	Speeding Up Berstein's Formulas for Permutation Networks
Bloom Filter	Error-Correction Encoding for Covert Channel in Bloom Filter
Bluefield	Bringing a L3 Load Balancer Closer to the Network; Experiments on the Nvidia Bluefield-3 SmartNIC Adaptive Task Offloading to BlueField-2 DPU using INTadapt
C
Centralized Coordination	From Global Objectives to Local Acceptance: Preference-Aware Centralized Planning in Organic Computing Systems
CGRA	Ubitium: From RISC-V to AI Accelerators
Charging Management	Self-Organized Charging Infrastructure for VICON-based Crazyflie Drone Swarms
clustering	CDH: Accelerating Topological Mode-Seeking via Parallel Cell-Based Density Hiking
columnar storage	FLICS: FPGA-acceLerated Ingestion of documents into Columnar Storage
Computational Trust	Research Group Forum: Trust as a First-Class Citizen: A Research Agenda for Trustworthy Organic Computing Systems
Condition monitoring	Real-Time System Awareness and Adaptation for Autonomous Systems
Constraint Optimization Problem	From Global Objectives to Local Acceptance: Preference-Aware Centralized Planning in Organic Computing Systems
Contiki-NG	Extending Contiki-NG with AntHocNet Routing for Mobile Scenarios
Convolutional Neural Networks	High Performance Implementation of Convolutional Neural Networks on Versal AI Engine with STANN-AIEML ConvLUT: LUT-based FPGA Accelerators for Convolutional Neural Networks
Cooperation	MARLCoop: A Simulation Environment for Studying Emergent Cooperation in Multi-Agent Systems
Cross-Level Co-Design	Research Group Forum: Runtime-Adaptive Cross-Level Techniques for Efficient and Reliable Edge AI
D
data ingestion	FLICS: FPGA-acceLerated Ingestion of documents into Columnar Storage
Debug	Research Group Forum: LIBERO: A Flexible, Lightweight GDB-based Visualization Tool for RISC-V Vector Extensions
Deep learning	High Performance Implementation of Convolutional Neural Networks on Versal AI Engine with STANN-AIEML Real-Time System Awareness and Adaptation for Autonomous Systems
Deep learning for EVs	occuFormer: Probabilistic Occupancy Forecasting at Geographically Distributed Electric Vehicle Charging Sites
Deep Neural Networks	OpenEye: A scalable Open-Source Hardware Accelerator for DNNs
Deep Neural Networks (DNNs)	Research Group Forum: Runtime-Adaptive Cross-Level Techniques for Efficient and Reliable Edge AI
Dependability	ADNA-based Organic Computing for Fail-Safe Systems Providing High Dependability: Formal Verification of ADNA Building Blocks
Design space exploration	Research Group Forum: Towards HW/AI Co-design of Resource-efficient Hardware Accelerators
DNA	Are DNA Molecules Fault-Tolerant?
Drone Swarms	Self-Organized Charging Infrastructure for VICON-based Crazyflie Drone Swarms
Dynamic Neural Networks	SPARQ: Spiking Early-Exit Neural Networks for Energy-Efficient Edge AI Research Group Forum: Runtime-Adaptive Cross-Level Techniques for Efficient and Reliable Edge AI
Dynamic Partial Reconfiguration	Leszy: A Dynamically Reconfigurable Superscalar Out-of-Order RISC-V Processor
Dynamic Sensor Constellations	Research Group Forum: A Machine Learning-Centric Approach to Opportunistic Sensor Integration in Organic Computing Systems
E
Edge AI	SPARQ: Spiking Early-Exit Neural Networks for Energy-Efficient Edge AI
Edge Computing	Automated Neural Network Partitioning Across Distributed Heterogeneous Edge Accelerators
Edge devices	Research Group Forum: Towards HW/AI Co-design of Resource-efficient Hardware Accelerators
Electric Vehicle (EV)	occuFormer: Probabilistic Occupancy Forecasting at Geographically Distributed Electric Vehicle Charging Sites
Embedded AI	Automated Neural Network Partitioning Across Distributed Heterogeneous Edge Accelerators
Embodied AI	Modernising Reinforcement Learning–Based Navigation for Embodied Semantic Scene Graph Generation
Energy Efficiency	Automated Neural Network Partitioning Across Distributed Heterogeneous Edge Accelerators
EV Occupancy demand	occuFormer: Probabilistic Occupancy Forecasting at Geographically Distributed Electric Vehicle Charging Sites
Execution Graph	ORCA-Next: A Graph-Based Framework for Controlled Runtime Evolution in Organic Computing
Explainable AI (XAI)	Real-Time System Awareness and Adaptation for Autonomous Systems
Extension	Research Group Forum: LIBERO: A Flexible, Lightweight GDB-based Visualization Tool for RISC-V Vector Extensions
F
Fail-Safe	ADNA-based Organic Computing for Fail-Safe Systems Providing High Dependability: Formal Verification of ADNA Building Blocks
Fast Fourier Transform	16-Bit Posits as an Alternative to Single-Precision Floats in Embedded Radar FFTs
Fault Tolerance	Are DNA Molecules Fault-Tolerant?
Fault-tolerant coding	Error-Correction Encoding for Covert Channel in Bloom Filter
Feature Representation Learning	Uncertainty-Aware Transformer-Based Representation Learning for Vibration-Based Motor Speed Estimation
Few-shot learning	Real-Time System Awareness and Adaptation for Autonomous Systems
Fixed-Silicon Edge AI	Research Group Forum: Runtime-Adaptive Cross-Level Techniques for Efficient and Reliable Edge AI
Flexible manufacturing systems	Online Team Formation in a Highly Flexible Multi-Robot Production Cell
Formal Verification	ADNA-based Organic Computing for Fail-Safe Systems Providing High Dependability: Formal Verification of ADNA Building Blocks
FPGA	Leszy: A Dynamically Reconfigurable Superscalar Out-of-Order RISC-V Processor XVI-V: A Scalable and Programmable RISC-V based Multi-Cluster Accelerator for Embedded Systems FLICS: FPGA-acceLerated Ingestion of documents into Columnar Storage A Flexible Open-Source Framework for FPGA-based Network-Attached Accelerators using SpinalHDL FPGA-Based Energy-Efficient Decision tree ensemble Accelerator ConvLUT: LUT-based FPGA Accelerators for Convolutional Neural Networks
G
GDB	Research Group Forum: LIBERO: A Flexible, Lightweight GDB-based Visualization Tool for RISC-V Vector Extensions
GPGPU	CDH: Accelerating Topological Mode-Seeking via Parallel Cell-Based Density Hiking
GPU Virtualization	Research Group Forum: ScalNEXT: Exploring Smart Network Devices for High-Performance Computing
Greedy Heuristic	From Global Objectives to Local Acceptance: Preference-Aware Centralized Planning in Organic Computing Systems
H
HALadapt	Adaptive Task Offloading to BlueField-2 DPU using INTadapt
Hardware Accelerator	OpenEye: A scalable Open-Source Hardware Accelerator for DNNs
Hardware accelerators	High Performance Implementation of Convolutional Neural Networks on Versal AI Engine with STANN-AIEML FPGA-Based Energy-Efficient Decision tree ensemble Accelerator
Heterogeneous 3D Network-on-Chips	A Comprehensive Study of Communication Bottlenecks and Transmission Strategies in 3D Network-on-Chips for heterogeneous Monolithic 3D SoCs
Heterogeneous Computing	Automated Neural Network Partitioning Across Distributed Heterogeneous Edge Accelerators
High Performance Computing	Adaptive Task Offloading to BlueField-2 DPU using INTadapt
Highway	Benchmarking Highway C++ on RISC-V: Efficiency and Limitations of Portable SIMD Wrappers
HPC	Research Group Forum: ScalNEXT: Exploring Smart Network Devices for High-Performance Computing Vector Evolution: With RISC-V from HPC to AI
HW/AI co-design	Research Group Forum: Towards HW/AI Co-design of Resource-efficient Hardware Accelerators
I
Index data structures	HyperionR - Experiences transforming an optimized Trie index data structure from C to Rust
Indirect Covert Channel	Error-Correction Encoding for Covert Channel in Bloom Filter
Individualized mass customization	Online Team Formation in a Highly Flexible Multi-Robot Production Cell
ISA	Prototyping RISC-V 48-bit Instructions for Improved Code Density
ISE	Prototyping RISC-V 48-bit Instructions for Improved Code Density
K
Knowledge Management	Awareness Engine: A Cognitive Middleware for Explicit Self-Awareness between Agent and Environment
L
limited resources	FPGA-Based Energy-Efficient Decision tree ensemble Accelerator
LLM	Awareness Engine: A Cognitive Middleware for Explicit Self-Awareness between Agent and Environment
Load Balancer	Bringing a L3 Load Balancer Closer to the Network; Experiments on the Nvidia Bluefield-3 SmartNIC
Location-based EV Occupancy forecasting	occuFormer: Probabilistic Occupancy Forecasting at Geographically Distributed Electric Vehicle Charging Sites
Low power	FPGA-Based Energy-Efficient Decision tree ensemble Accelerator
Low-Precision Computing	16-Bit Posits as an Alternative to Single-Precision Floats in Embedded Radar FFTs
LUT-based Accelerators	ConvLUT: LUT-based FPGA Accelerators for Convolutional Neural Networks
M
Machine Learning	FPGA-Based Energy-Efficient Decision tree ensemble Accelerator Automated Neural Network Partitioning Across Distributed Heterogeneous Edge Accelerators
MAPE-K	Awareness Engine: A Cognitive Middleware for Explicit Self-Awareness between Agent and Environment
Memory-safe languages	HyperionR - Experiences transforming an optimized Trie index data structure from C to Rust
Meta-Programming	A Flexible Open-Source Framework for FPGA-based Network-Attached Accelerators using SpinalHDL
MLOC	ORCA-Next: A Graph-Based Framework for Controlled Runtime Evolution in Organic Computing
Model compression	BD-RVE: Block Dictionary Approach for ANN Acceleration Using RISC-V Extension
monitoring	Improving NoC traffic with online reconfiguration
Monolithic 3D	A Comprehensive Study of Communication Bottlenecks and Transmission Strategies in 3D Network-on-Chips for heterogeneous Monolithic 3D SoCs
MPI	Research Group Forum: ScalNEXT: Exploring Smart Network Devices for High-Performance Computing
Multi-Agent Reinforcement Learning	MARLCoop: A Simulation Environment for Studying Emergent Cooperation in Multi-Agent Systems
Multi-robot task allocation	Online Team Formation in a Highly Flexible Multi-Robot Production Cell
multi-sensor perception	A Modular Multi-Sensor Fusion Framework for Autonomous Maritime Navigation
Multivariate Timeseries Analysis	occuFormer: Probabilistic Occupancy Forecasting at Geographically Distributed Electric Vehicle Charging Sites
N
NAA	A Flexible Open-Source Framework for FPGA-based Network-Attached Accelerators using SpinalHDL
Network Virtualization	Research Group Forum: ScalNEXT: Exploring Smart Network Devices for High-Performance Computing
Neural network quantization	BD-RVE: Block Dictionary Approach for ANN Acceleration Using RISC-V Extension
Neural networks	Research Group Forum: Towards HW/AI Co-design of Resource-efficient Hardware Accelerators
Neuronal Network Partitioning	Automated Neural Network Partitioning Across Distributed Heterogeneous Edge Accelerators
NoC	Improving NoC traffic with online reconfiguration
NoC architectures	A Comprehensive Study of Communication Bottlenecks and Transmission Strategies in 3D Network-on-Chips for heterogeneous Monolithic 3D SoCs
O
Object Detection	Automated Neural Network Partitioning Across Distributed Heterogeneous Edge Accelerators
Open Source	Leszy: A Dynamically Reconfigurable Superscalar Out-of-Order RISC-V Processor
Open-Source	A Flexible Open-Source Framework for FPGA-based Network-Attached Accelerators using SpinalHDL CDH: Accelerating Topological Mode-Seeking via Parallel Cell-Based Density Hiking OpenEye: A scalable Open-Source Hardware Accelerator for DNNs
Organic Computing	ORCA-Next: A Graph-Based Framework for Controlled Runtime Evolution in Organic Computing Research Group Forum: Trust as a First-Class Citizen: A Research Agenda for Trustworthy Organic Computing Systems Modernising Reinforcement Learning–Based Navigation for Embodied Semantic Scene Graph Generation From Global Objectives to Local Acceptance: Preference-Aware Centralized Planning in Organic Computing Systems MARLCoop: A Simulation Environment for Studying Emergent Cooperation in Multi-Agent Systems Evolving Observers for Agnostic Pattern Discovery in Spatiotemporal Fields Research Group Forum: A Machine Learning-Centric Approach to Opportunistic Sensor Integration in Organic Computing Systems
Organic Computing (OC)	ADNA-based Organic Computing for Fail-Safe Systems Providing High Dependability: Formal Verification of ADNA Building Blocks
Out-of-Distribution Detection	Uncertainty-Aware Transformer-Based Representation Learning for Vibration-Based Motor Speed Estimation
P
parallel processing	CDH: Accelerating Topological Mode-Seeking via Parallel Cell-Based Density Hiking
parsing accelerator	FLICS: FPGA-acceLerated Ingestion of documents into Columnar Storage
Perception	Research Group Forum: A Machine Learning-Centric Approach to Opportunistic Sensor Integration in Organic Computing Systems
Performance optimization	HyperionR - Experiences transforming an optimized Trie index data structure from C to Rust
permutation networks	Speeding Up Berstein's Formulas for Permutation Networks
Posit Arithmetic	16-Bit Posits as an Alternative to Single-Precision Floats in Embedded Radar FFTs
Predictive Maintenance	Uncertainty-Aware Transformer-Based Representation Learning for Vibration-Based Motor Speed Estimation
Programmable Multiple Cluster Array	XVI-V: A Scalable and Programmable RISC-V based Multi-Cluster Accelerator for Embedded Systems
Q
Quantization	ConvLUT: LUT-based FPGA Accelerators for Convolutional Neural Networks
R
Radar Processing	16-Bit Posits as an Alternative to Single-Precision Floats in Embedded Radar FFTs
RAG	Awareness Engine: A Cognitive Middleware for Explicit Self-Awareness between Agent and Environment
Random Forest	FPGA-Based Energy-Efficient Decision tree ensemble Accelerator
Real-time perception	Real-Time System Awareness and Adaptation for Autonomous Systems
Reconfigurable	XVI-V: A Scalable and Programmable RISC-V based Multi-Cluster Accelerator for Embedded Systems
Reinforcement Learning	Modernising Reinforcement Learning–Based Navigation for Embodied Semantic Scene Graph Generation
Reliability	Research Group Forum: Trust as a First-Class Citizen: A Research Agenda for Trustworthy Organic Computing Systems
Reliability-Aware Optimization	Research Group Forum: Runtime-Adaptive Cross-Level Techniques for Efficient and Reliable Edge AI
RISC-V	Leszy: A Dynamically Reconfigurable Superscalar Out-of-Order RISC-V Processor Prototyping RISC-V 48-bit Instructions for Improved Code Density Benchmarking Highway C++ on RISC-V: Efficiency and Limitations of Portable SIMD Wrappers Research Group Forum: LIBERO: A Flexible, Lightweight GDB-based Visualization Tool for RISC-V Vector Extensions Ubitium: From RISC-V to AI Accelerators Vector Evolution: With RISC-V from HPC to AI
RISC-V custom vector extensions	Speeding Up Berstein's Formulas for Permutation Networks
RISC-V instruction extension	BD-RVE: Block Dictionary Approach for ANN Acceleration Using RISC-V Extension
ROS2	Self-Organized Charging Infrastructure for VICON-based Crazyflie Drone Swarms
RPL	Extending Contiki-NG with AntHocNet Routing for Mobile Scenarios
Runtime Adaptivity	Research Group Forum: Runtime-Adaptive Cross-Level Techniques for Efficient and Reliable Edge AI
Runtime Framework	ORCA-Next: A Graph-Based Framework for Controlled Runtime Evolution in Organic Computing
Runtime Optimization	From Global Objectives to Local Acceptance: Preference-Aware Centralized Planning in Organic Computing Systems
RV48	Prototyping RISC-V 48-bit Instructions for Improved Code Density
S
Scalability	OpenEye: A scalable Open-Source Hardware Accelerator for DNNs
schema compilation	FLICS: FPGA-acceLerated Ingestion of documents into Columnar Storage
Self correction	Are DNA Molecules Fault-Tolerant?
Self-adaptive Systems	ORCA-Next: A Graph-Based Framework for Controlled Runtime Evolution in Organic Computing Real-Time System Awareness and Adaptation for Autonomous Systems
Self-Awareness	Awareness Engine: A Cognitive Middleware for Explicit Self-Awareness between Agent and Environment
Self-explanation	Research Group Forum: Trust as a First-Class Citizen: A Research Agenda for Trustworthy Organic Computing Systems
Self-Organisation	Research Group Forum: Trust as a First-Class Citizen: A Research Agenda for Trustworthy Organic Computing Systems Research Group Forum: A Machine Learning-Centric Approach to Opportunistic Sensor Integration in Organic Computing Systems
Self-Organization	Self-Organized Charging Infrastructure for VICON-based Crazyflie Drone Swarms Evolving Observers for Agnostic Pattern Discovery in Spatiotemporal Fields
Self-organizing system	Real-Time System Awareness and Adaptation for Autonomous Systems
Semantic Scene Graphs	Modernising Reinforcement Learning–Based Navigation for Embodied Semantic Scene Graph Generation
Sensor fusion	A Modular Multi-Sensor Fusion Framework for Autonomous Maritime Navigation Real-Time System Awareness and Adaptation for Autonomous Systems
SIMD	Benchmarking Highway C++ on RISC-V: Efficiency and Limitations of Portable SIMD Wrappers
Simulation Environment	MARLCoop: A Simulation Environment for Studying Emergent Cooperation in Multi-Agent Systems
situational awareness	A Modular Multi-Sensor Fusion Framework for Autonomous Maritime Navigation
SmartNic	Bringing a L3 Load Balancer Closer to the Network; Experiments on the Nvidia Bluefield-3 SmartNIC
SmartNICs	Research Group Forum: ScalNEXT: Exploring Smart Network Devices for High-Performance Computing
SmartSwitches	Research Group Forum: ScalNEXT: Exploring Smart Network Devices for High-Performance Computing
Sparsity	ConvLUT: LUT-based FPGA Accelerators for Convolutional Neural Networks
Spiking Neural Networks	SPARQ: Spiking Early-Exit Neural Networks for Energy-Efficient Edge AI
SpinalHDL	A Flexible Open-Source Framework for FPGA-based Network-Attached Accelerators using SpinalHDL
Steganography	Error-Correction Encoding for Covert Channel in Bloom Filter
Structural Emergence	Evolving Observers for Agnostic Pattern Discovery in Spatiotemporal Fields
Surrogate Modelling	Evolving Observers for Agnostic Pattern Discovery in Spatiotemporal Fields
T
Task Offloading	Adaptive Task Offloading to BlueField-2 DPU using INTadapt
Team formation	Online Team Formation in a Highly Flexible Multi-Robot Production Cell
Temporal Convolutional Network	Uncertainty-Aware Transformer-Based Representation Learning for Vibration-Based Motor Speed Estimation
testing	Improving NoC traffic with online reconfiguration
TimesNet	Uncertainty-Aware Transformer-Based Representation Learning for Vibration-Based Motor Speed Estimation
topological data analysis	CDH: Accelerating Topological Mode-Seeking via Parallel Cell-Based Density Hiking
U
UPPAAL	ADNA-based Organic Computing for Fail-Safe Systems Providing High Dependability: Formal Verification of ADNA Building Blocks
V
Vector	Research Group Forum: LIBERO: A Flexible, Lightweight GDB-based Visualization Tool for RISC-V Vector Extensions
Vector Extension	Benchmarking Highway C++ on RISC-V: Efficiency and Limitations of Portable SIMD Wrappers
vectorization	Speeding Up Berstein's Formulas for Permutation Networks
Versal AI Engines	High Performance Implementation of Convolutional Neural Networks on Versal AI Engine with STANN-AIEML
Vibration Condition Monitoring	Uncertainty-Aware Transformer-Based Representation Learning for Vibration-Based Motor Speed Estimation
Vicon	Self-Organized Charging Infrastructure for VICON-based Crazyflie Drone Swarms
Visualization	Research Group Forum: LIBERO: A Flexible, Lightweight GDB-based Visualization Tool for RISC-V Vector Extensions
W
Wave Pipelining	A Comprehensive Study of Communication Bottlenecks and Transmission Strategies in 3D Network-on-Chips for heterogeneous Monolithic 3D SoCs
Z
Zero-shot learning	Real-Time System Awareness and Adaptation for Autonomous Systems

Disclaimer | Powered by EasyChair Smart Program