



3.125GS/s, 4.9 ENOB, 109 fJ/Conversion
Time-Domain ADC for Backplane Interconnect

Solomon Micheal Serunjogi and Mihai Sanduleanu

EasyChair preprints are intended for rapid dissemination of research results and are integrated with the rest of EasyChair.

February 20, 2024

3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect

Solomon Micheal Serunjogi, and Mihai Sanduleanu

New York University of Abu Dhabi, Saadiyat Island, UAE
Khalifa University of Science and Technology, Abu Dhabi UAE
sms10215@nyu.edu
mihai.sanduleanu@ku.ac.ae

Abstract. This paper presents a flash Time Domain ADC with T/H amplifier, Voltage Controlled Delay Line and Time to Digital Converter. The design is operating at 3.125GS/s with 4.9 ENOB and a Walden figure of merit of 109fJ/Conversion. Automatic calibration means are provided as well. For measurements purposes, an integrated memory is provided. It consumes 16.2mW from a 1V supply. It was realized in the 45nm PDSOI from Global Foundries.

Keywords: Sampler, Track and Hold, Time-Domain ADC, Backplane interconnect, Gigabit Radio, mm-Waves

1 Introduction

The progression of Time Domain ADCs, marked by improvements in sampling rates, energy efficiency, and integration capabilities, highlights the progress of the research community, paving the way for their widespread adoption in future digital systems. Further more, new research areas in mm-wave wireless communications on 5G at 28GHz, cognitive radios, 60GHz (802.15.3.c, ECMA-387, WiHD standards), and mobile/cable television require a broadband ADC converter with bandwidths in excess of 850MHz and moderate accuracy (7-10bits) for digitizing the IF signal and/or direct sampling at RF. Other applications are backplane interconnect with digital equalization that require a 4-5 bit A/D converters, emerging technologies, particularly in high-speed communications and IoT devices and LIDAR. The new applications require high linearity at high sample rates ($fs > 2Gs/s$) with large bandwidth and low power consumption [1–4]. Time Domain ADC systems serve as alternatives to Voltage Domain ADCs, primarily due to the low voltage requirements of contemporary technologies, often below 1V. This lower voltage threshold exacerbates the issue of offset voltages in ADC design, where even a 9-bit converter’s least significant bit (LSB) nears 1.95mV, close to the offset and noise levels. Time Domain ADCs, utilizing Time to Digital Converters (TDC), offer a solution by quantizing time intervals instead of voltages, providing superior time resolution. This approach is particularly advantageous when the input signal is capped at 1V, aligning with the




Fig. 1. (a) Delay line ADC, (b) Vernier TDC




Fig. 2. (a) Ring based TDC (b) gated RO TDC with noise shaping

reduced supply voltages in modern circuits. The paper highlights a novel Time Domain ADC that incorporates a Voltage Controlled Delay Line (VCDL) for enhanced linearity and introduces an innovative TDC structure, noted for its area efficiency and rapid processing capabilities.

1.1 Overview of Time Domain ADCs

In the realm of Time Domain ADCs, Flash TDCs, recognized for their delay-line architecture, face scalability issues due to the increased need for inverters and comparators as resolution grows. To address these limitations, two innovative approaches are introduced. Notably, the Vernier TDC method, which leverages a pair of delay lines with varying stage delays, significantly improves the precision of timing difference measurements. This advancement in accuracy, facilitated by the careful calibration between the two lines (see Fig. 2), marks a pivotal step in overcoming the inherent constraints of gate delay resolutions.

By using the dual delay lines with variable stage delays, the Vernier and Pulse Shrinking (PS) TDC methods facilitate the attainment of smaller LSB sizes, albeit at a cost of greater power and spatial requirements Fig. 1. The PS TDC method [5, 6], in particular, achieves this by exploiting the delay variations between buffer transitions. However, these techniques encounter challenges, including poor matching that renders conventional averaging methods ineffective, resulting in significant DNL/INL issues [7, 8], and reduced conversion speeds, which limit their application in high-speed environments. Furthermore, their increased power demands, especially in less demanding operations, present obstacles to efficiency and performance in sophisticated circuit designs.

Streamlining TDC designs using ring oscillators simplifies signal folding within the time domain. This method, by integrating RO in precise TDC configurations alongside counting mechanisms or separate coarse TDCs, creates a foldable TDC model that matches Flash TDCs in speed but with fewer delay stages and DFFs Fig. 1. RO edge transitions enhance phase interpolation, improving LSB precision and matching. Gated-RO (GRO) TDCs introduce noise shaping and energy




Fig. 3. Differential T/H amplifier with charge compensation

efficiency, achieving higher SNR through oversampling [9]. However, GRO TDCs face leakage issues due to reliance on internal node capacitance, a problem addressed by Switched RO (SRO) TDCs [10, 7].

Similar to Flash ADCs, Flash TDCs and RO-based TDCs exhibit a direct exponential relationship between their resolution and conversion speed, presenting a challenge for achieving high resolution quickly. Addressing this, advanced two-step or pipelined TDC designs with time amplification and multiple stages have been developed, capable of reaching resolutions over 9 bits at speeds in the hundreds of megahertz. The incorporation of a time amplifier (TA) is crucial in these designs, although the complexity of implementing a Multiplying Digital-to-Time Converter (MDTC) introduces difficulties, such as the need for extensive dummy delay stages or conversion back to the voltage domain, to store time residue effectively.

The SAR TDC eliminates the need for time amplification, allowing for finer LSB precision [11, 12]. However, managing residue signals in the time domain poses a challenge. A method involves adding dummy delay stages next to the main path, using multiplexers to select edges for residue signals, leading to significant dynamic power consumption [11]. An alternative involves incorporating SAR logic into a Gated Ring Oscillator (GRO) with correlated double sampling, offering a different approach to address these challenges.

Utilizing a three-stage Ring Oscillator (RO) as exemplified, this approach captures periodic waveforms across nodes V_1 , V_2 , and V_3 , forming a thermometer-like digital sequence that iterates through six states each RO period. This technique, benefiting from noise shaping through oversampling, boasts the dual advantages of compactness and swift operation [13]. Unlike traditional methods that rely on power-intensive dummy stages for storing time residue, this strat-

egy accumulates the residue signal incrementally, ensuring each transition in the thermometer sequence accurately reflects the quantizer's LSB magnitude, thereby enhancing time-domain folding's efficiency.

Hence, the RO achieves a streamlined approach to signal folding and quantization within the time domain. With an N -stage RO, the system can cycle through $2N$ states. This method offers two key benefits over voltage domain folding. Firstly, while voltage domain operations often suffer from non-linearity, necessitating parallel folding techniques [61] that introduce significant complexity, time-domain folding via RO maintains inherent linearity due to the cyclical phase changes without edge effects. Secondly, time-domain folding can theoretically achieve unlimited folding factors given sufficient conversion time, unlike voltage domain methods constrained by the number of available folding amplifiers.

In conclusion, the exploration of Time Domain ADCs, particularly Flash TDCs, RO-based TDCs, and Vernier and Pulse Shrinking TDCs, highlights the key tradeoff metrics such as resolution, speed, and power efficiency essential in many ADC architectures. These advancements set the stage for delving into Voltage-Controlled Oscillator (VCO) based Delay Line TDCs, promising further optimizations in the domain of high-speed and high-resolution analog-to-digital conversion, which will be the key theme of our next discussion.

1.2 Voltage Controlled Delay Line Based T/H

The Time Domain A/D converter system is shown in Fig. 4. This type of ADC relies on a Time to Digital Converter (TDC) to generate a digital output. Instead of quantizing a voltage this ADC quantizes a time interval. The differential T/H amplifier is shown in Fig. 5.

Transistors M2, M3, M2' and M3' are half width transistors and used to compensate for CK injection in the switch M1 and M1'. The transistors M4 and M4' are compensating input/output feedthrough. The T/H amplifier cannot directly drive a Time to Digital Converter (TDC). Before the Time to Digital




Fig. 4. Voltage to time converter preceding TDC in a TAD




Fig. 5. Differential T/H amplifier with charge compensation




Fig. 8. TDC architecture

of OP and ON signals we generate a sign bit. To resolve the other 4 bits, the Vernier TDC measures the time difference between OP and ON transitions. The START signal of the TDC is the one that is generated faster at the output of VCDL and the STOP signal is the slower one which corresponds to the larger input. START signal can be the OR function of OP and ON and STOP signal can be the AND function of OP and ON. In order to have the delay range as wide as possible, we delay the clock in the VCDLs through some buffers to pre-charge the stages sequentially and give more time to the slower signal before it gets destroyed in pre-charging process. In the worst case, the STOP signal can be very short and cannot be properly sampled by a flip-flop at the output of the TDC. The purpose of the two flip-flops at the output of OR and AND gates is to sample the START/STOP edges. In order to relax timing issues we use two TDCs that toggle between the sampling flip-flops and keep their outputs for one more cycle. This comes at the expense of two clock period latency to have the output ready. The outputs of the two TDCs are latched and MUX-ed to the encoder. The SIGN bit decides if a particular output has to be inverted or not in order to get a sign and magnitude binary output. The TDC is shown in Fig. 9.




Fig. 9. Vernier TDC, sense amplifier flip-flop and calibration principle

The faster signal, START, is inverted through an edge aligner and the two polarities go through a chain of inverters.

The inverter delay defines the resolution of TDC. The START signal and its opposite polarity travel through the inverters and the slower signal STOP samples the delayed signals. To keep the delay between START and STOP the same the STOP signal goes through the same edge aligner.

Back-to-back inverters are used for de-skewing the outputs of inverters in the delay line. They add extra delay to inverter delays but they control the falling and rising edge skew in case of process matching. The delay line inverters are tuned through the supply voltage. The sense-amplifier flip-flops Fig. 9 are based on SR flip-flops clocked with the delayed version of the main clock to reduce the meta-stability window. For calibration, the VCDLs have an extra delay cell Dcal with their own supply. The input of the S/H has maximum differential imbalance and the outputs of the extra delay cells experience a short ONcal pulse ($t_n = t_{n,min}$) and a long OPcal pulse ($t_p = t_{p,max}$). The phase of a known clock signal ($f_{CLK} = 2xfs$) is adjusted to align its rising edge on the ONcal edge. We change then VBP of the VCDL to align the OPcal transition on the second clock rising edge. With differential delay calibrated we change the TDC supply to get code "15" at the encoder output. The TDC described above, along with a serial interface to support control functions, were implemented in a GF 45nm SOI CMOS process. Figs. 10 and 11 shows the measured DNL and INL before and




Fig. 10. Measured INL of the TADC




Fig. 11. Measured DNL of the TADC before (black) and after calibration(red)

after calibration and Fig. 12 show the ENOB of about 4.5 across the frequency of interest.

The Walden FOM [14] for the TADC is 109fJ/conversion Fig. 13. For linearity measurements, we apply two input tones at 320MHz and 400MHz. For an input power of -16.98dBm, the measured IIP3 is $IIP3 = -16.98 + 28/2 = -2.9$ dBm. The output spectrum is shown in Fig. 15 and the measured eye diagram of an equalized lossy backplane interconnect (with FFE and DFE 5) is shown in Fig. 14. To put things in perspective, Table 1 presents a benchmark with other comparable A/D converters from literature.




Fig. 12. ENOB variation with frequency




Fig. 13. Benchmarking based on Walden FOM from [15]





Fig. 14. Measured eye diagram for a 3.2Gs/s data

The A/D converter from [2] has a FOM of 59.4 fJ/Conversion. Our design has a better DNL and INL after calibration. The A/D converter from [2] has a FOM of 40 fJ/Conversion but the DNL and INL are 0.8 LSB. The A/D from [9] has a FOM of 109 fJ/Conversion but no DNL is reported. The reference [6] reports a FOM of 910fJ/ Conversion. The A/D from [9] reports a FOM of 143fJ/Conversion.

Table 1. Performance Summary and Comparison with the State of the Art

Parameter	This work	[15]	[2]	[6]	[5]	[9]
Year	2023	VLSI 2013	JSSC 2010	VLSI 2012	JSSC 2011	VLSI 2015
Process Technology	45nm PD-SOI	32nm SOI	40nm CMOS	40nm CMOS	65nm CMOS	65nm CMOS
Architecture	Time Domain	Flash	Pipelined	Flash	Flash/Interleaved	Interleaved
Sample Frequency	3.2 GS/s	5 GS/s	2.2 GS/s	3 GS/s	16 GS/s	25 GS/s
ENOB	4.9	6	6	6	4.9	4.62
DNL	0.1 LSB	0.52 LSB	0.8 LSB	N/A	< 0.5 LSB	0.35 LSB
INL	0.1 LSB	0.37 LSB	0.8 LSB	0.35 LSB	< 0.5 LSB	0.39 LSB
Power Consumption	16.2 mW	8.5 mW	2.6 mW	11 mW	435 mW	88 mW
Chip Area	0.049 mm ²	0.03 mm ²	0.03 mm ²	0.021 mm ²	1.42 mm ²	0.24 mm ²
FOM	109 fJ/Conversion	59.4 fJ/Conversion	40 fJ/Conversion	109 fJ/Conversion	91 fJ/Conversion	143 fJ/Conversion

**Fig. 15.** Signal Amplitude

Our design compares well with other designs from literature and has a better FOM than other designs for the same sample rate and ENOB. Signal amplitude of the data at 3.2G is shown in Fig. 15, and the chip photomicrograph is presented in Fig. 16.




Fig. 16. Chip Micrograph

References

1. Yu, J., Dai, F.F., Jaeger, R.C.: A 12-Bit Vernier Ring Time-to-Digital Converter in $0.13\mu\text{m}$ CMOS Technology. *IEEE Journal of Solid-State Circuits* **45**(4) (2010) 830–842
2. Chen, V.H.C., Pileggi, L.: An 8.5 mW 5GS/s 6b flash ADC with dynamic offset calibration in 32nm CMOS SOI. In: 2013 Symposium on VLSI Circuits, IEEE (2013) C264–C265
3. Serunjogi, S., Sanduleanu, M.: 3.125 GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect. In: 2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC), IEEE (2023) 1–4
4. Serunjogi, S., Ademola, M., Cracan, D., Sanduleanu, M.: 2.5 GS/s, 8–9 ENOB, 8–12.7 fJ/Conversion Differential T/H Amplifier for Gigabit Radio. In: 2019 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE (2019) 1–5
5. Shu, Y.S.: A 6b 3GS/s 11mW fully dynamic flash ADC in 40nm CMOS with reduced number of comparators. In: 2012 Symposium on VLSI Circuits (VLSIC), IEEE (2012) 26–27
6. Huang, C.C., Wang, C.Y., Wu, J.T.: A CMOS 6-bit 16-GS/s time-interleaved ADC using digital background calibration techniques. *IEEE Journal of Solid-State Circuits* **46**(4) (2011) 848–858
7. Straayer, M., Bales, J., Birdsall, D., Daly, D., Elliott, P., Foley, B., Mason, R., Singh, V., Wang, X.: 27.5 A 4GS/s time-interleaved RF ADC in 65nm CMOS with 4GHz input bandwidth. In: 2016 IEEE International Solid-State Circuits Conference (ISSCC), IEEE (2016) 464–465
8. Yueksel, H., Kull, L., Burg, A., Braendli, M., Buchmann, P., Francese, P.A., Menolfi, C., Kossel, M., Morf, T., Andersen, T.M., et al.: A 3.6 pJ/b 56Gb/s

- 4-PAM receiver with 6-Bit TI-SAR ADC and quarter-rate speculative 2-tap DFE in 32 nm CMOS. In: ESSCIRC Conference 2015-41st European Solid-State Circuits Conference (ESSCIRC), IEEE (2015) 148–151
9. Cai, S., Tabasy, E.Z., Shafik, A., Kiran, S., Hoyos, S., Palermo, S.: A 25GS/s 6b TI binary search ADC with soft-decision selection in 65nm CMOS. In: 2015 Symposium on VLSI Circuits (VLSI Circuits), IEEE (2015) C158–C159
 10. Chen, M.S.W., Su, D., Mehta, S.: A calibration-free 800 MHz fractional-N digital PLL with embedded TDC. *IEEE Journal of Solid-State Circuits* **45**(12) (2010) 2819–2827
 11. Chung, H., Ishikuro, H., Kuroda, T.: A 10-bit 80-MS/s decision-select successive approximation TDC in 65-nm CMOS. *IEEE Journal of Solid-State Circuits* **47**(5) (2012) 1232–1241
 12. El-Halwagy, W., Mousavi, P., Hossain, M.: A 79dB SNDR, 10MHz BW, 675MS/s open-loop time-based ADC employing a 1.15 ps SAR-TDC. In: 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), IEEE (2016) 321–324
 13. Bult, K., Buchwald, A.: Embedded 240-MW 10-B 50-MS/S CMOS ADC in 1-MM** 2. *Computer Standards & Interfaces* **2**(21) (1999) 104–105
 14. Murmann, B.: ADC performance survey 1997-2010. <http://www.stanford.edu/~murmman/adcsurvey.html> (2010)
 15. Orser, H., Gopinath, A.: A 20 GS/s 1.2 V 0.13 μ m CMOS Switched Cascode Track-and-Hold Amplifier. *IEEE Transactions on Circuits and Systems II: Express Briefs* **57**(7) (2010) 512–516