IXPUG Workshop at HPC Asia 2021: IXPUG Workshop at HPC Asia 2021 Online Conference Jeju Island, South Korea, January 20-22, 2021 |
Conference website | https://www.ixpug.org |
Submission link | https://easychair.org/conferences/?conf=ixpugworkshopathpcasia2021 |
Abstract registration deadline | November 6, 2020 |
Submission deadline | November 6, 2020 |
Event Description: The Intel eXtreme Performance Users Group (IXPUG) is an active community led forum for sharing industry best practices, techniques, tools, etc. for maximizing efficiency on Intel platforms and products. IXPUG Workshop at HPC Asia 2021 is an open workshop on high performance computing applications, systems, and architecture with Intel technologies. This is a half-day workshop with invited talks and contributed papers. The workshop aims to bring together software developers and technology experts to share challenges, experiences and best-practice methods for the optimization of HPC, Machine Learning, and Data Analytics workloads on Intel® Xeon® Scalable processors, Intel® Xeon Phi™ processors, Intel® FPGA, and any related hardware/software platforms. The workshop will cover application performance and scalability challenges at all levels - from intra-node performance up to large-scale compute systems. Any research aspect related to Intel HPC products is welcome to be presented in this workshop.
Conference Dates: January 20-22, 2021
Workshop Date: January 22, 2021 (Day-3; Korean Standard Time, GMT +9)
Location: HPC Asia 2021 (International Conference on HPC in Asia-Pacific Region), Jeju, South Korea—Online Conference
Call for Papers
IXPUG is soliciting submissions for technical presentations on innovative work using Intel architecture from users in academia, industry, government/national labs, etc. describing original discoveries, experiences, and methods for obtaining efficient and scalable use of heterogeneous systems. IXPUG welcomes full papers up to 10 pages within 30 minutes presentation and also welcomes short papers up to 4 pages within 15 minutes presentation. Please submit your paper to IXPUG via the EasyChair submission link listed above. We welcome any topics on Intel architecture, including but not limited to the following topics of interest:
Paper Submission Guidelines: Papers should be submitted by November 6, 2020 via the EasyChair submission link listed above, and the content should reflect the topics of interest that are listed below. Deadlines are listed under Important Dates below. We would like you to include keywords that pertain to the techniques, Intel products, and associated domains that pertain to your technical work. Please see the full list below:
-
Techniques: DPC++, Artificial Intelligence (Machine Learning/Deep Learning), Algorithms & Methods, Compiler Flags, Software Environment & Tools, Libraries & Tools, Parallel- Programming (Communications, Thread & Process Management Experience, All), Multi-node, Memory, Vectorization, etc.
-
Products: oneAPI, Intel® Optane(tm) Persistent Memory, Intel® Xeon Scalable processor, Intel® Omni Path Fabric, Intel® FPGA, Intel® SSDs/NVMe Solutions, Intel® Lustre Software and DAOS, Visualization Technology, Intel® SW Tools
- Domains: Astrophysics, Bioinformatics, Chemistry, Climate & Weather, Computational Fluid Dynamics, Data Analytics, Energy/Oil & Gas, Financial Services, Geophysics, Life Sciences, Material Science, Medical imaging, Molecular Dynamics, Nanotechnology, Physics, Visualization, High Energy Physics, etc.
Paper Topics of Interest:
-
Application porting and performance optimization
-
Vectorization, memory, communications, thread and process management
-
Multi-node application experiences
-
Programming models, algorithms and methods
-
Software environment and tools
-
Benchmarking and profiling tools
-
Visualization development
-
FPGA applications and system software
Paper Format: Authors are invited to submit technical papers of at most 10 pages (full paper) or 4 pages (short paper) in PDF format including figures, tables, and references. Papers should be formatted in the ACM Proceedings Style which can be obtained at: http://www.acm.org/publications/proceedings-template
Publication: All accepted papers will be included in ACM Digital Library as a part of the HPC Asia 2021 Workshop Proceedings. Also, IXPUG Workshop at HPC Asia 2021 final presentations will be made accessible to download at https://www.ixpug.org/resources.
Organizing Chair and Program Committee
Organizing Co-Chairs:
- Taisuke Boku (University of Tsukuba)
- Toshihiro Hanawa (The University of Tokyo)
Program Committee:
- Thomas Steinke (Zuse Intitute Berlin)
- R. Glenn Brook (University of Tennessee Knoxville)
- Richard Gerber (NERSC/Lawrence Berkeley National Laboratory)
- Clay Hughes (Sandia National Laboratory)
- David Keyes (King Abdullah University of Science & Technology)
- Nalini Kumar (Intel Corporation)
- James Lin (Shanghai Jiao Tong University)
- David Martin (Argonne National Laboratory)
- Alberto Di Meglio (CERN openlab)
- Vladimir Mironov (Lomonosov Moscow State University)
- Sergi Siso (UK Science & Technology Facilities Council)
Venue
HPC Asia 2021 (International Conference on HPC in Asia-Pacific Region), Jeju, South Korea—Online Conference
Contact
Questions? All questions for workshop paper submission and organization should be sent to ixpug-hpcasia2021@ccs.tsukuba.ac.jp. General questions should be sent to events@ixpug.org.